{"payload":{"header_redesign_enabled":false,"results":[{"id":"263754522","archived":false,"color":"#f1e05a","followers":517,"has_funding_file":false,"hl_name":"TerosTechnology/vscode-terosHDL","hl_trunc_description":"VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more! ","language":"JavaScript","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":263754522,"name":"vscode-terosHDL","owner_id":44754853,"owner_login":"TerosTechnology","updated_at":"2024-05-31T16:30:06.898Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","verilog","systemverilog"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":64,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ATerosTechnology%252Fvscode-terosHDL%2B%2Blanguage%253AJavaScript","metadata":null,"csrf_tokens":{"/TerosTechnology/vscode-terosHDL/star":{"post":"BEnYreserEDYVzBHymJ4655pxaLQ4AevCcrp5PrKRvAAmmIl15y1UYSxNgvhkurEy8GMGjQf5Cl3XTVBDxSTzw"},"/TerosTechnology/vscode-terosHDL/unstar":{"post":"XKTiOgqeOYI0RR6cjUed-NCdVizTfM7JYpjE2Xte1F6fJMOFL7PwM5D4ye7PGJ1dR0gciIECaOHYCjkcDYuwjw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"SI_7pecZJzJKAaWaGK9uyj7clWdoPrTwdw_4WagjpVTRBFFcHtfRXxBD37gXg-oqkZT3AcY-DYGcaoGgn7yi4w"}}},"title":"Repository search results"}