{"payload":{"header_redesign_enabled":false,"results":[{"id":"226045135","archived":false,"color":"#b2b7f8","followers":639,"has_funding_file":false,"hl_name":"open-sdr/openwifi-hw","hl_trunc_description":"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":226045135,"name":"openwifi-hw","owner_id":57527287,"owner_login":"open-sdr","updated_at":"2023-12-06T08:00:00.177Z","has_issues":true}},"sponsorable":false,"topics":["linux","fpga","zynq","hls","hardware","vhdl","rtl","verilog","xilinx","sdr","wi-fi","analog-devices","ieee80211","dma","software-defined-radio","ofdm","csma","ad9361","mac80211"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aopen-sdr%252Fopenwifi-hw%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/open-sdr/openwifi-hw/star":{"post":"ZptsUVE5_4G7_BCY-LQV7GS1Y366c2aKBAVYhW7aS7kNoihwgoRHL0nKdDfppDHbWDRsv9tZeQcA_mkdKowlPA"},"/open-sdr/openwifi-hw/unstar":{"post":"xvnSw4CrQQaYVqf6-eRFsarKfjlszN3e1bPyPAmpNRi0rkIfHq5nwcD91M2hc6Q5Q7RNQKV1gE-goBUytO5I6w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"7wjD49T9d0BkgLWac4CjAQe9kybwswBC5siVov_gtuKO9dCewec94TA26chCh6HWleTiGkOX8hxUJAggy6t7cg"}}},"title":"Repository search results"}