{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"logisim-evolution","owner":"logisim-evolution","isFork":false,"description":"Digital logic design tool and simulator","allTopics":["education","vhdl","circuits","verilog","circuit","digital-logic","logisim","digital-circuit","digital-circuits","timing-diagram","digital-logic-design","logisim-evolution","simulator","fpga","logic"],"primaryLanguage":{"name":"Java","color":"#b07219"},"pullRequestCount":22,"issueCount":196,"starsCount":4428,"forksCount":578,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T03:45:09.662Z"}}],"repositoryCount":1,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}