{"payload":{"header_redesign_enabled":false,"results":[{"id":"274442284","archived":false,"color":"#555555","followers":1454,"has_funding_file":false,"hl_name":"stnolting/neorv32","hl_trunc_description":"🖥️ A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent…","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":274442284,"name":"neorv32","owner_id":22944758,"owner_login":"stnolting","updated_at":"2024-05-31T14:03:10.997Z","has_issues":true}},"sponsorable":false,"topics":["microcontroller","embedded","asic","cpu","fpga","processor","vhdl","gdb","riscv","rtl","verilog","safety","soc","risc-v","openocd","soft-core","system-on-chip","rv32","asip","neorv32"],"type":"Public","help_wanted_issues_count":2,"good_first_issue_issues_count":1,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":89,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astnolting%252Fneorv32%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/stnolting/neorv32/star":{"post":"JvOgVcphDdTxthJWXnsxEyTEL6t8GSstxteEhOZJZ-74BRHIPNZtz2PPU17w37JDqrlY2-pvM0tzECFUPA5WXA"},"/stnolting/neorv32/unstar":{"post":"RWlqKnvsQ6KUaTdMHTIhY-PlwBrriSzICX-bmmtp73t6j6fnk71uwe8jkdhoWFyKxP-ueFTgR87LCfhd-ShMmQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"30bugLlb6Q_4HXMTdJKQVzyak5hs537XgzpGByY4tsbHYKJ11sb_WHidS0k1dHh51zkpjZmMSSrEPuvpE4qTxg"}}},"title":"Repository search results"}