{"payload":{"header_redesign_enabled":false,"results":[{"id":"45274103","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"DarkwaveTechnologies/Cray-2-Reboot","hl_trunc_description":"This is a reconstruction of a Cray-2 in Verilog. The long term goal is to make a clock cycle functional equivalent that will run on an FP…","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":45274103,"name":"Cray-2-Reboot","owner_id":6941363,"owner_login":"DarkwaveTechnologies","updated_at":"2016-02-09T21:39:12.929Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADarkwaveTechnologies%252FCray-2-Reboot%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/DarkwaveTechnologies/Cray-2-Reboot/star":{"post":"U_KFlBLSzno_lZj7ApCUmEXDROyG8vCGLXe3AUUXWP5V8v81fd90KcUXy62n7jZmrvrzbt6DqzzLxuAAhP9vPg"},"/DarkwaveTechnologies/Cray-2-Reboot/unstar":{"post":"XMN1DMfYAlZHCCbksYRVBY00xupGsnaRwXMypb6gcBNe3ii4N9c-45ExCGVS0Ttg_CGOpsnnxfyoG8W15LNh9w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"opmHpAblTK0F1m3ZgFWsG1KA6VqQg5ozhJbATqgkJ-Nc2r_OfS_GxcTX1SBPnxoipOqKTfveQQKt0YJog4jpHQ"}}},"title":"Repository search results"}