{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":39532678,"defaultBranch":"px4_firmware_nuttx-10.3.0+","name":"NuttX","ownerLogin":"PX4","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-07-22T22:06:58.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/2096014?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1714558953.0","currentOid":""},"activityList":{"items":[{"before":"a4aad284eb1ea78f3700d49cf7caedf291e81b04","after":"c4f199e92957abb2ffce1966e78ab948bf32c09c","ref":"refs/heads/master","pushedAt":"2024-05-01T18:33:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"esp32s3: add a variation with 32MB flash","shortMessageHtmlLink":"esp32s3: add a variation with 32MB flash"}},{"before":"84441d1f9aa334eb9a211540528b321cb773288b","after":null,"ref":"refs/heads/px4_firmware_nuttx-10.3.0+-imxrt_sd-preflight","pushedAt":"2024-05-01T10:22:33.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"davids5","name":"David Sidrane","path":"/davids5","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1945821?s=80&v=4"}},{"before":"cc880bbecd215f5541e4b6d922123fc46f8ccb72","after":"4be592dd2114d2c07505b143493a3cfa6dc9c239","ref":"refs/heads/px4_firmware_nuttx-10.3.0+","pushedAt":"2024-05-01T10:22:32.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"davids5","name":"David Sidrane","path":"/davids5","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1945821?s=80&v=4"},"commit":{"message":"[BACKPORT] imxrt:Add DMA preflight Support\n\n With CONFIG_MMCSD_MULTIBLOCK_LIMIT not set. (No limit)\n The DMA driver would overwrite the internal buffer.\n\n By adding CONFIG_ARCH_HAVE_SDIO_PREFLIGHT and\n CONFIG_FAT_DMAMEMORY we can insure alignment and\n maximize performance using no CONFIG_MMCSD_MULTIBLOCK_LIMIT","shortMessageHtmlLink":"[BACKPORT] imxrt:Add DMA preflight Support"}},{"before":"4482d7b88276f80633689cb0f2524c02bc69a8c7","after":"a4aad284eb1ea78f3700d49cf7caedf291e81b04","ref":"refs/heads/master","pushedAt":"2024-05-01T03:41:12.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"sched: wqueue: Remove sched_[un]lock from kwork_inherit.c\n\npurpose:\n1 sched_lock is very time-consuming, and reducing its invocations can improve performance.\n2 sched_lock is prone to misuse, and narrowing its scope of use is to prevent people from referencing incorrect code and using it\n\ntest:\nWe can use qemu for testing.\ncompiling\nmake distclean -j20; ./tools/configure.sh -l qemu-armv8a:nsh_smp ;make -j20\nrunning\nqemu-system-aarch64 -cpu cortex-a53 -smp 4 -nographic -machine virt,virtualization=on,gic-version=3 -net none -chardev stdio,id=con,mux=on -serial chardev:con -mon chardev=con,mode=readline -kernel ./nuttx\n\nWe have also tested this patch on other ARM hardware platforms.\n\nSigned-off-by: hujun5 ","shortMessageHtmlLink":"sched: wqueue: Remove sched_[un]lock from kwork_inherit.c"}},{"before":"b87804c2ba112705966b51a76878e4c64a6f2eb8","after":"4482d7b88276f80633689cb0f2524c02bc69a8c7","ref":"refs/heads/master","pushedAt":"2024-05-01T00:24:05.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"imxrt:Add DMA preflight Support\n\n With CONFIG_MMCSD_MULTIBLOCK_LIMIT not set. (No limit)\n The DMA driver would overwrite the internal buffer.\n\n By adding CONFIG_ARCH_HAVE_SDIO_PREFLIGHT and\n CONFIG_FAT_DMAMEMORY we can insure alignment and\n maximize performance using no CONFIG_MMCSD_MULTIBLOCK_LIMIT","shortMessageHtmlLink":"imxrt:Add DMA preflight Support"}},{"before":"d4c3a6fe0c0c20fcedcea7331c7e9a5a40fcb8f8","after":"84441d1f9aa334eb9a211540528b321cb773288b","ref":"refs/heads/px4_firmware_nuttx-10.3.0+-imxrt_sd-preflight","pushedAt":"2024-04-30T12:55:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"davids5","name":"David Sidrane","path":"/davids5","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1945821?s=80&v=4"},"commit":{"message":"[BACKPORT] imxrt:Add DMA preflight Support\n\n With CONFIG_MMCSD_MULTIBLOCK_LIMIT not set. (No limit)\n The DMA driver would overwrite the internal buffer.\n\n By adding CONFIG_ARCH_HAVE_SDIO_PREFLIGHT and\n CONFIG_FAT_DMAMEMORY we can insure alignment and\n maximize performance using no CONFIG_MMCSD_MULTIBLOCK_LIMIT","shortMessageHtmlLink":"[BACKPORT] imxrt:Add DMA preflight Support"}},{"before":"8821a0396adcc98db4ed083af555a2ab0b53717c","after":"b87804c2ba112705966b51a76878e4c64a6f2eb8","ref":"refs/heads/master","pushedAt":"2024-04-30T11:52:14.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"libc/string: replace __builtin_ffsl with inline function\n\nIn the gcc-riscv compiler, __builtin_ffs will call ffs, and calling __builtin_ffs in ffs will cause recursion\n\nChange ffs to an inline function, and compile ffs implemented by nuttx by default.\nOnly call the implementation of nuttx when the compiler cannot provide an ffs implementation.\n\nSigned-off-by: yinshengkai ","shortMessageHtmlLink":"libc/string: replace __builtin_ffsl with inline function"}},{"before":"891d67bb5e5b100d625d1a9503a12360482424c8","after":"8821a0396adcc98db4ed083af555a2ab0b53717c","ref":"refs/heads/master","pushedAt":"2024-04-30T09:28:27.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"arch/risc-v: correct minor issues regarding comments\n\nThe comment in riscv_vpu.S should be vector not floating\n\nSigned-off-by: chao an ","shortMessageHtmlLink":"arch/risc-v: correct minor issues regarding comments"}},{"before":"7e30d3855871812d5985a17a96c0bc7264a4df5a","after":"891d67bb5e5b100d625d1a9503a12360482424c8","ref":"refs/heads/master","pushedAt":"2024-04-30T02:34:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"esp32[c3|h2|c6]: Add support to TWAI/CANBus controller","shortMessageHtmlLink":"esp32[c3|h2|c6]: Add support to TWAI/CANBus controller"}},{"before":"6ad202ee4c0783d2f3d221ecd9024dc3dd3a7fcf","after":"7e30d3855871812d5985a17a96c0bc7264a4df5a","ref":"refs/heads/master","pushedAt":"2024-04-29T18:45:53.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"drivers/sensors/Kconfig: Added if SENSORS_BME680 for common dependency\n\nsensor BME680: Added if SENSORS_BME680","shortMessageHtmlLink":"drivers/sensors/Kconfig: Added if SENSORS_BME680 for common dependency"}},{"before":"94d8fba6298027980cb845201d3a5f730a9f5236","after":"6ad202ee4c0783d2f3d221ecd9024dc3dd3a7fcf","ref":"refs/heads/master","pushedAt":"2024-04-29T16:15:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"board/stm32f401rc-rs485: Add support to Mass Storage\n\nSigned-off-by: Rodrigo Sim rcsim10@gmail.com","shortMessageHtmlLink":"board/stm32f401rc-rs485: Add support to Mass Storage"}},{"before":null,"after":"3d008a500539baee02e1ba61113f620bfd9b42b1","ref":"refs/heads/px4_firmware_nuttx-10.3.0+-v1.14.0-rc1-pr-bp-imxrt","pushedAt":"2024-04-29T16:11:04.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"davids5","name":"David Sidrane","path":"/davids5","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1945821?s=80&v=4"},"commit":{"message":"[BACKPORT] imxrt: flexio guard move lower to allow other drivers to it (#297)","shortMessageHtmlLink":"[BACKPORT] imxrt: flexio guard move lower to allow other drivers to it ("}},{"before":"8f23a2db0147e1171d62df12540cad86fc12c82c","after":"94d8fba6298027980cb845201d3a5f730a9f5236","ref":"refs/heads/master","pushedAt":"2024-04-29T14:23:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"cmake:bugfix generate config.h contain ; characters will be handled incorrectly\n\n`;` is treated as a list separator in CMake.\nthe file(STRING) function will read the wrong .config value\nstring(REGEX REPLACE) will also incorrectly handle lines containing `;`\nso here we can only parse character by character.\n\nSigned-off-by: xuxin19 ","shortMessageHtmlLink":"cmake:bugfix generate config.h contain ; characters will be handled i…"}},{"before":"45568229ef80534ae3f0fc4473884b7cf6c069c3","after":"8f23a2db0147e1171d62df12540cad86fc12c82c","ref":"refs/heads/master","pushedAt":"2024-04-29T12:34:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"samv7: build sam_qencoder.c only if at least one timer counter is enabled\n\nOption CONFIG_SENSORS_QENCODER might be configured even if SAMv7 qencoder\nover timer counter is not used (for example encoder over GPIO is selected\nwith CONFIG_SAMV7_GPIO_ENC). This can cause compile warnings, also build\nof sam_qencoder.c file is unnecessary in that case.\n\nNew hidden option CONFIG_SAMV7_QENCODER is added and automatically\nselected if at least one timer counter is enabled for qencoder. Build\nis triggered on this option.\n\nSigned-off-by: Michal Lenc ","shortMessageHtmlLink":"samv7: build sam_qencoder.c only if at least one timer counter is ena…"}},{"before":"88fa598ea2fb965b35168bff409cce78b950ad69","after":"45568229ef80534ae3f0fc4473884b7cf6c069c3","ref":"refs/heads/master","pushedAt":"2024-04-29T11:14:05.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"tcp: decouple TCP_NODELAY and NET_TCP_KEEPALIVE\n\nTCP_NODELAY is an independent configuration and does not depend on TCP_KEEPALIVE\n\nSigned-off-by: zhanghongyu ","shortMessageHtmlLink":"tcp: decouple TCP_NODELAY and NET_TCP_KEEPALIVE"}},{"before":"6621748fe8125031a87e87909ff2496a66d79bb2","after":"88fa598ea2fb965b35168bff409cce78b950ad69","ref":"refs/heads/master","pushedAt":"2024-04-29T02:34:05.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"arch/arm/src/samv7/sam_pwm.c: option to enable only the L PWM outputs\n\nPWMx_CHy_LONLY options have been added to Kconfig, too.\nIf LONLY is selected, it's not possible to use complementary outputs.\nIf LONLY is not selected, it's possible to use H or complementary\noutput. If configured correctly with cpol and dcpol attributes,\na H-like behaviour can be achieved. May be useful when you run out\nof free MCU pins.\n\nSigned-off-by: Stepan Pressl ","shortMessageHtmlLink":"arch/arm/src/samv7/sam_pwm.c: option to enable only the L PWM outputs"}},{"before":"c148e8f2af6424ef4c0661bdae7ee7bb87f85ca0","after":"6621748fe8125031a87e87909ff2496a66d79bb2","ref":"refs/heads/master","pushedAt":"2024-04-28T13:36:46.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"sensors/bmi270_uorb.c: move init sequence to register function\n\notherwise default accel and gyro scale configured during registration is cleared","shortMessageHtmlLink":"sensors/bmi270_uorb.c: move init sequence to register function"}},{"before":"322551b13b422f7e414930ad14e7cce1358f8ab3","after":"c148e8f2af6424ef4c0661bdae7ee7bb87f85ca0","ref":"refs/heads/master","pushedAt":"2024-04-28T11:14:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"arch/risc-v: Fix typo in riscv_set_inital_sp\n\nSet right name for the parameter description of riscv_set_inital_sp.\n\nSigned-off-by: Inochi Amaoto ","shortMessageHtmlLink":"arch/risc-v: Fix typo in riscv_set_inital_sp"}},{"before":"49b3f52db1d09039e4c37d764ab78f4b009c5c03","after":"322551b13b422f7e414930ad14e7cce1358f8ab3","ref":"refs/heads/master","pushedAt":"2024-04-28T06:55:02.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"sensors/adxl372_uorb: wait for data ready in thread","shortMessageHtmlLink":"sensors/adxl372_uorb: wait for data ready in thread"}},{"before":"12849b66e6635834eddd83f9b36e7c4d9aad806b","after":"49b3f52db1d09039e4c37d764ab78f4b009c5c03","ref":"refs/heads/master","pushedAt":"2024-04-28T01:58:52.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"arch/riscv/qemu-rv: replace M-mode init code with SBI in kernel build\n\nThe qemu-rv use a small init code for M mode in kernel build.\nIt is hard-coding and is difficult to change. Due to the fact,\nintroduce a already mature SBI implement (e.g OpenSBI) to\nreplace existing code is a better choice.\n\nThis patch introduce some change for qemu-rv:\n1. use SSTC to provide time interrupt in kernel build\n2. remove uncessary M mode trap.\n\nFor simplicity, this patch does not add support for booting\nnuttx for any core, but force boot core to start core 0 and\nlet core 0 do the initialization.\n\nSigned-off-by: Inochi Amaoto ","shortMessageHtmlLink":"arch/riscv/qemu-rv: replace M-mode init code with SBI in kernel build"}},{"before":"1ea10ddacc0dc656589a982105f100b5b8d5f4ae","after":"12849b66e6635834eddd83f9b36e7c4d9aad806b","ref":"refs/heads/master","pushedAt":"2024-04-27T06:55:05.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"stm32f777zit6-meadow: Add audio support (CS4344)","shortMessageHtmlLink":"stm32f777zit6-meadow: Add audio support (CS4344)"}},{"before":"3822d88669112658a64694f86096a09033072cbc","after":"1ea10ddacc0dc656589a982105f100b5b8d5f4ae","ref":"refs/heads/master","pushedAt":"2024-04-26T22:42:15.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"mps3:Support NuttX running on qemu cortex-m55\n\nSigned-off-by: anjiahao ","shortMessageHtmlLink":"mps3:Support NuttX running on qemu cortex-m55"}},{"before":"0d9a3d94eb15f36e61dfc4373a20eb7dfdc110ed","after":"3822d88669112658a64694f86096a09033072cbc","ref":"refs/heads/master","pushedAt":"2024-04-26T06:44:04.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"mm/arch: userspace device mapping support\n\nThis patch adds definitions to support user space device mappings\nthat allows devices like frame buffer to be accessible from user\nspace in kernel mode.\n\nThe are mainly two changes:\n\n- in `mm/`:\n added vm_map_region(), vm_unmap_region() for drivers to do\n device mapping easily.\n- in `arch/`:\n extended ARCH_SHM_NPAGES as user-space mapping region size.\n decoupled ARCH_SHM_MAXREGIONS from region size calculations and\n limit its usage only for SysV shm purposes.\n\nSigned-off-by: Yanfeng Liu ","shortMessageHtmlLink":"mm/arch: userspace device mapping support"}},{"before":"b934555fd19c74149a92469876c3adbc2d46f1a0","after":"0d9a3d94eb15f36e61dfc4373a20eb7dfdc110ed","ref":"refs/heads/master","pushedAt":"2024-04-25T22:54:51.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"imx9_clockconfig: Add way to set PLL frequencies\n\nThis patch adds a way to configure PLL frequencies. The configuration is\ngiven by board logic.\n\nThese values should only be modified by the bootloader, but we don't have\nthat yet so the flag is never activated.","shortMessageHtmlLink":"imx9_clockconfig: Add way to set PLL frequencies"}},{"before":"a51ebeab4b260e29a187fba84d3e37a07f49c56e","after":"b934555fd19c74149a92469876c3adbc2d46f1a0","ref":"refs/heads/master","pushedAt":"2024-04-25T18:49:45.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"mm/iob: Support alloc IOB via malloc\n\nSupport the network interface card driver to receive zero copies of packets and send and receive giant frame packets, allowing drivers to initialize the DMA buffer to the iob structure, and we can apply for IOB with large memory\n\nSigned-off-by: zhanghongyu ","shortMessageHtmlLink":"mm/iob: Support alloc IOB via malloc"}},{"before":"da4c2293125b5e91190ae853940c1ea0074d51b2","after":"a51ebeab4b260e29a187fba84d3e37a07f49c56e","ref":"refs/heads/master","pushedAt":"2024-04-25T12:57:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"arch/risc-v: decouple Per-CPU scratch with ARCH_USE_S_MODE\n\nIn some special chipsets, multiple CPUs may be bundled in one hardware\nthread cluster, which results in hartid and cpuindex not being exactly\nthe same. The new option will decouple Scratch-based Per-CPU storage\nwith S-Mode to distinguish the real cpu index.\n\nSigned-off-by: chao an ","shortMessageHtmlLink":"arch/risc-v: decouple Per-CPU scratch with ARCH_USE_S_MODE"}},{"before":"dab162144285d284a38be88e390b659df824886d","after":"da4c2293125b5e91190ae853940c1ea0074d51b2","ref":"refs/heads/master","pushedAt":"2024-04-25T11:14:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"arch/riscv: replace atomic operations to AMO\n\nRISC-V provided fetch-and-op style atomic primitives as they scale\nto highly parallel systems better than LR/SC or CAS. A simple\nmicroarchitecture can implement AMOs using the LR/SC primitives,\nprovided the implementation can guarantee the AMO eventually\ncompletes. More complex implementations might also implement AMOs\nat memory controllers, and can optimize away fetching the original\nvalue when the destination is x0.\n\nSigned-off-by: chao an \nCo-authored-by: Petro Karashchenko ","shortMessageHtmlLink":"arch/riscv: replace atomic operations to AMO"}},{"before":"b2659424d59bfe60b58f243588cd69182ebb28a7","after":"dab162144285d284a38be88e390b659df824886d","ref":"refs/heads/master","pushedAt":"2024-04-25T06:24:55.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"esp32s3: use common espressif code instead of chip-specific.\n\nMost of the functions used to describe the SoCs capabilities are\navailable for all Espressif's chips. This commit uses this set of\ncommon functions and remove outdated functions that perform the\nsame operations in a chip level.","shortMessageHtmlLink":"esp32s3: use common espressif code instead of chip-specific."}},{"before":"9a6fa489d814fe983e43716a6de9c625789bc2d5","after":"b2659424d59bfe60b58f243588cd69182ebb28a7","ref":"refs/heads/master","pushedAt":"2024-04-24T19:11:14.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"lpc17_40 i2c: Fix I2C driver state desynchronization.","shortMessageHtmlLink":"lpc17_40 i2c: Fix I2C driver state desynchronization."}},{"before":"49fbc262d0069375a8a3922f6ff26b7b9eaf8682","after":"9a6fa489d814fe983e43716a6de9c625789bc2d5","ref":"refs/heads/master","pushedAt":"2024-04-24T16:08:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"PX4BuildBot","name":"PX4 Build Bot","path":"/PX4BuildBot","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8188402?s=80&v=4"},"commit":{"message":"x86_64_acpi.c: avoid debug messages in acpi_init()\n\nacpi_init() must be called early during boot, some system components may be\nunavailable at this stage, so debug messages won't work\n\nSigned-off-by: p-szafonimateusz ","shortMessageHtmlLink":"x86_64_acpi.c: avoid debug messages in acpi_init()"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEPx-GmAA","startCursor":null,"endCursor":null}},"title":"Activity · PX4/NuttX"}