{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":8890645,"defaultBranch":"master","name":"linux-xlnx","ownerLogin":"Xilinx","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2013-03-19T22:15:21.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/3189299?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1710235181.0","currentOid":""},"activityList":{"items":[{"before":"2dc107360e22f09ad50ecf4a4f62b10d78b2cf59","after":"3bdc4c661d4719301c4099e788895e18c6d3a487","ref":"refs/heads/for-next","pushedAt":"2024-05-09T12:32:11.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"Merge branch 'zynqmp/soc' into for-next","shortMessageHtmlLink":"Merge branch 'zynqmp/soc' into for-next"}},{"before":"be53a3b3bc58bb5be6c4228523b071b345d5574b","after":"9fdb3b3cae1f8cddf6dc023e95fb246fd4bed333","ref":"refs/heads/zynqmp/soc","pushedAt":"2024-05-09T12:31:42.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"pwm: xilinx: Fix u32 overflow issue in 32-bit width PWM mode.\n\nThis timer HW supports 8, 16 and 32-bit timer widths. This\ndriver currently uses a u32 to store the max possible value\nof the timer. However, statements perform addition of 2 in\nxilinx_pwm_apply() when calculating the period_cycles and\nduty_cycles values. Since priv->max is a u32, this will\nresult in an overflow to 1 which will not only be incorrect\nbut fail on range comparison. This results in making it\nimpossible to set the PWM in this timer mode.\n\nThere are two obvious solutions to the current problem:\n1. Cast each instance where overflow occurs to u64.\n2. Change priv->max from a u32 to a u64.\n\nSolution #1 requires more code modifications, and leaves\nopportunity to introduce similar overflows if other math\nstatements are added in the future. These may also go\nundetected if running in non 32-bit timer modes.\n\nSolution #2 is the much smaller and cleaner approach and\nthus the chosen method in this patch.\n\nThis was tested on a Zynq UltraScale+ with multiple\ninstances of the PWM IP.\n\nSigned-off-by: Ken Sloat \nReviewed-by: Michal Simek \nReviewed-by: Sean Anderson \nLink: https://lore.kernel.org/r/SJ0P222MB0107490C5371B848EF04351CA1E19@SJ0P222MB0107.NAMP222.PROD.OUTLOOK.COM\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"pwm: xilinx: Fix u32 overflow issue in 32-bit width PWM mode."}},{"before":"2d81f5ef567ce96f29e698939673226d2d1b0fcb","after":"2dc107360e22f09ad50ecf4a4f62b10d78b2cf59","ref":"refs/heads/for-next","pushedAt":"2024-05-02T07:53:27.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"dts: zynqmp: add properties for TCM in remoteproc\n\nAdd properties as per new bindings in zynqmp remoteproc node\nto represent TCM address and size.\n\nThis patch also adds alternative remoteproc node to represent\nremoteproc cluster in split mode. By default lockstep mode is\nenabled and users should disable it before using split mode\ndts. Both device-tree nodes can't be used simultaneously one\nof them must be disabled. For zcu102-1.0 and zcu102-1.1 board\nremoteproc split mode dts node is enabled and lockstep mode\ndts is disabled.\n\nSigned-off-by: Tanmay Shah \nReviewed-by: Mathieu Poirier \nLink: https://lore.kernel.org/r/20240412183708.4036007-4-tanmay.shah@amd.com\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"dts: zynqmp: add properties for TCM in remoteproc"}},{"before":"d8764d347bd737efec00fae81133ffad0ae084bb","after":"2dc107360e22f09ad50ecf4a4f62b10d78b2cf59","ref":"refs/heads/zynqmp/dt","pushedAt":"2024-05-02T07:52:02.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"dts: zynqmp: add properties for TCM in remoteproc\n\nAdd properties as per new bindings in zynqmp remoteproc node\nto represent TCM address and size.\n\nThis patch also adds alternative remoteproc node to represent\nremoteproc cluster in split mode. By default lockstep mode is\nenabled and users should disable it before using split mode\ndts. Both device-tree nodes can't be used simultaneously one\nof them must be disabled. For zcu102-1.0 and zcu102-1.1 board\nremoteproc split mode dts node is enabled and lockstep mode\ndts is disabled.\n\nSigned-off-by: Tanmay Shah \nReviewed-by: Mathieu Poirier \nLink: https://lore.kernel.org/r/20240412183708.4036007-4-tanmay.shah@amd.com\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"dts: zynqmp: add properties for TCM in remoteproc"}},{"before":"90d35da658da8cff0d4ecbb5113f5fac9d00eb72","after":"98369dccd2f8e16bf4c6621053af7aa4821dcf8e","ref":"refs/heads/lkp_test","pushedAt":"2024-04-30T05:43:56.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"radheyxilinx","name":"Radhey Shyam Pandey","path":"/radheyxilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6679418?s=80&v=4"},"commit":{"message":"Merge tag 'wq-for-6.9-rc6-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/tj/wq\n\nPull workqueue fixes from Tejun Heo:\n \"Two doc update patches and the following three fixes:\n\n - On single node systems, the default pool is used but the\n node_nr_active for the default pool was set to min_active. This\n effectively limited the max concurrency of unbound pools on single\n node systems to 8 causing performance regressions on some\n workloads. Fixed by setting the default pool's node_nr_active to\n max_active.\n\n - wq_update_node_max_active() could trigger divide-by-zero if the\n intersection between the allowed CPUs for an unbound workqueue and\n online CPUs becomes empty.\n\n - When kick_pool() was trying to repatriate a worker to a CPU in its\n pod by setting task->wake_cpu, it didn't consider whether the CPU\n being selected is online or not which obviously can lead to\n subobtimal behaviors. On s390, this triggered a crash in arch code.\n The workqueue patch removes the gross misbehavior but doesn't fix\n the crash completely as there's a race window in which CPUs can go\n down after wake_cpu is set. Need to decide whether the fix should\n be on the core or arch side\"\n\n* tag 'wq-for-6.9-rc6-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/tj/wq:\n workqueue: Fix divide error in wq_update_node_max_active()\n workqueue: The default node_nr_active should have its max set to max_active\n workqueue: Fix selection of wake_cpu in kick_pool()\n docs/zh_CN: core-api: Update translation of workqueue.rst to 6.9-rc1\n Documentation/core-api: Update events_freezable_power references.","shortMessageHtmlLink":"Merge tag 'wq-for-6.9-rc6-fixes' of git://git.kernel.org/pub/scm/linu…"}},{"before":"2de012957c3555b5d1f46cdd63729f43b9bb4514","after":"3af4295e00efdced3e8c6973606a7de55f6bf7dc","ref":"refs/heads/xlnx_rebase_v6.6_LTS","pushedAt":"2024-04-29T05:37:39.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"drivers: crypto: xilinx: Add support for do_one_request\n\nAdd support for do_one_request which will be called when the ECDSA\ndriver is probed.\n\nSigned-off-by: Harsha Harsha \nState: pending","shortMessageHtmlLink":"drivers: crypto: xilinx: Add support for do_one_request"}},{"before":"08ceadacc1da15a77045dee6654f9cd906906271","after":"2de012957c3555b5d1f46cdd63729f43b9bb4514","ref":"refs/heads/xlnx_rebase_v6.6_LTS","pushedAt":"2024-04-28T09:07:14.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"drivers: crypto: xilinx: Fix the request size\n\nFix the request size to include the size required for fallback cipher.\n\nSigned-off-by: Harsha Harsha \nState: pending","shortMessageHtmlLink":"drivers: crypto: xilinx: Fix the request size"}},{"before":"a33033bade7432af01ed916b9dd7fc6e484d91b9","after":"08ceadacc1da15a77045dee6654f9cd906906271","ref":"refs/heads/xlnx_rebase_v6.6_LTS","pushedAt":"2024-04-26T11:23:52.000Z","pushType":"push","commitsCount":131,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"phy: xilinx-xhdmiphy: Add support for FRL 6G 3-lane mode\n\nFRL 6G mode works with 3-lane or 4-lane mode. Based on the number of lanes\nretimer chip needs to be configured. Currently driver configures the\nretimer chip always in 4-lane though link is trained with 3-lane\nor 4-lane in 6G FRL mode. Fix programming retimer chip based on the\nnumber of lanes link trained with in 6G FRL mode.\n\nSigned-off-by: Rajesh Gugulothu \nReviewed-by: Vishal Sagar \nState: pending","shortMessageHtmlLink":"phy: xilinx-xhdmiphy: Add support for FRL 6G 3-lane mode"}},{"before":"0d9603210775896b7fc08adfa902f815da590092","after":"ffd4789eac2dd2dc694902fd2243935f5fdbe748","ref":"refs/heads/master","pushedAt":"2024-04-22T06:26:03.000Z","pushType":"push","commitsCount":30,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"drivers: mailbox: handle SGI for shared IPI\n\nAt least one IPI is used in TF-A for communication with PMC firmware.\nIf this IPI needs to be used by other agents such as RPU then, IPI\nsystem interrupt can't be generated in mailbox driver. In such case\nTF-A generates SGI to mailbox driver for IPI notification.\n\nSigned-off-by: Tanmay Shah \nSigned-off-by: Saeed Nowshadi ","shortMessageHtmlLink":"drivers: mailbox: handle SGI for shared IPI"}},{"before":"c8b3583bc86352009c6ac61e2ced0e12118f8ebb","after":"0d9603210775896b7fc08adfa902f815da590092","ref":"refs/heads/master","pushedAt":"2024-04-11T13:59:09.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"v4l: xilinx: dprxss: Fix xhdcp1x_rx_init() function declaration\n\nUpdate xhdcp1x_rx_init() function parameters incase of\nCONFIG_VIDEO_XILINX_HDCP1X_RX macro is disabled.\n\nSigned-off-by: Lakshmi Prasanna Eachuri \nReviewed-by: Vishal Sagar \nAcked-by: Naveen Gaddipati ","shortMessageHtmlLink":"v4l: xilinx: dprxss: Fix xhdcp1x_rx_init() function declaration"}},{"before":"9c55be2d8a90a240912c9b85814ac962c86b382b","after":"46608a88ad15611861ed08f2ddd447f2aaea77a4","ref":"refs/heads/xlnx_rebase_v6.1_LTS","pushedAt":"2024-03-29T01:59:35.000Z","pushType":"push","commitsCount":1516,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"firmware: xilinx: add a warning print for unsupported feature\n\nAs per the current code base, feature check API is used to check the\nversion in zynqmp_pm_pinctrl_set_config() before requesting the\nfirmware, and if the expected version is not found then it will\nreturn an error. So now when the latest kernel tries to access the\ntri-state functionality with older firmware, observe failure prints\nduring booting.\n\nThe failure prints,\n[ 1.204850] zynqmp-pinctrl firmware:zynqmp-firmware:pinctrl: failed to set: pin 37 param 2 value 0\n[ 2.699455] zynqmp-pinctrl firmware:zynqmp-firmware:pinctrl: failed to set: pin 44 param 2 value 0\n[ 2.708424] zynqmp-pinctrl firmware:zynqmp-firmware:pinctrl: failed to set: pin 46 param 2 value 0\n[ 2.717387] zynqmp-pinctrl firmware:zynqmp-firmware:pinctrl: failed to set: pin 48 param 2 value 0\n\nNow, these error prints mislead the user whether it is an actual\nfailure or the feature itself is not there in the firmware. So, just\nto avoid confusion around this, add some debug prints before\nreturning an error code. With that, it is easier to know whether it is\nan actual failure or the feature is unsupported.\n\nSigned-off-by: Ronak Jain \nReviewed-by: Tanmay Shah ","shortMessageHtmlLink":"firmware: xilinx: add a warning print for unsupported feature"}},{"before":"b91b2248b2fafdc658d52a4b2de8d4eae91e1947","after":"90d35da658da8cff0d4ecbb5113f5fac9d00eb72","ref":"refs/heads/lkp_test","pushedAt":"2024-03-11T05:14:55.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"radheyxilinx","name":"Radhey Shyam Pandey","path":"/radheyxilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6679418?s=80&v=4"},"commit":{"message":"Linux 6.8-rc7","shortMessageHtmlLink":"Linux 6.8-rc7"}},{"before":"e4ac60db240cfccbac6f7aa230a8885c9d0daec3","after":"80fe703a4ac09918bb0110eb9a4c4a230745cee7","ref":"refs/heads/xlnx_rebase_v6.1_LTS_2023.1_update","pushedAt":"2024-03-01T10:18:45.000Z","pushType":"push","commitsCount":1515,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"Merge tag 'v6.1.70' into xlnx_rebase_v6.1_LTS_2023.1_update\n\nThis is the 6.1.70 stable release\n\nResolve merge conflicts in:\ndrivers/net/ethernet/xilinx/xilinx_axienet_main.c\n[Take upstream changes in downstream port]\n\nSigned-off-by: Radhey Shyam Pandey ","shortMessageHtmlLink":"Merge tag 'v6.1.70' into xlnx_rebase_v6.1_LTS_2023.1_update"}},{"before":null,"after":"24eec56fe5bd68cae795c37c61276b4dcf218a53","ref":"refs/heads/xlnx_rebase_v6.6","pushedAt":"2024-02-27T17:09:44.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"arm64: zynqmp: Remove arm,cortex-a53-edac node\n\nThere is no dt schema associated with it. Also Linux driver have been\nremoved in Xilinx Linux tree and never gets to upstream that's why remove\ndescription for it.\n\nSigned-off-by: Michal Simek \nState: pending","shortMessageHtmlLink":"arm64: zynqmp: Remove arm,cortex-a53-edac node"}},{"before":null,"after":"a33033bade7432af01ed916b9dd7fc6e484d91b9","ref":"refs/heads/xlnx_rebase_v6.6_LTS","pushedAt":"2024-02-27T05:21:18.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"msreeram-xilinx","name":null,"path":"/msreeram-xilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60687110?s=80&v=4"},"commit":{"message":"arm64: zynqmp: Remove arm,cortex-a53-edac node\n\nThere is no dt schema associated with it. Also Linux driver have been\nremoved in Xilinx Linux tree and never gets to upstream that's why remove\ndescription for it.\n\nSigned-off-by: Michal Simek \nState: pending","shortMessageHtmlLink":"arm64: zynqmp: Remove arm,cortex-a53-edac node"}},{"before":"47aac893d22c7e42130945d2f7a6bce90ec5e096","after":"b91b2248b2fafdc658d52a4b2de8d4eae91e1947","ref":"refs/heads/lkp_test","pushedAt":"2024-02-21T09:03:07.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"radheyxilinx","name":"Radhey Shyam Pandey","path":"/radheyxilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6679418?s=80&v=4"},"commit":{"message":"dt-bindings: net: cdns,macb: Depricate magic-packet property\n\nWOL modes such as magic-packet should be an OS policy.\nLeverage MACB_CAPS_WOL on supported devices to advertise\nsupported modes through ethtool. Use ethtool to activate\nthe required mode.\n\nSigned-off-by: Vineeth Karumanchi ","shortMessageHtmlLink":"dt-bindings: net: cdns,macb: Depricate magic-packet property"}},{"before":"0ee74e0d7b9786976cc565ac08887469605346e7","after":"2d81f5ef567ce96f29e698939673226d2d1b0fcb","ref":"refs/heads/for-next","pushedAt":"2024-02-06T07:05:37.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"Merge remote-tracking branch 'git/zynqmp/dt' into for-next","shortMessageHtmlLink":"Merge remote-tracking branch 'git/zynqmp/dt' into for-next"}},{"before":"dbcd27526e6abee1c65cdf350c232a6e5c2afb47","after":"d8764d347bd737efec00fae81133ffad0ae084bb","ref":"refs/heads/zynqmp/dt","pushedAt":"2024-02-06T07:04:09.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"dt-bindings: firmware: xilinx: Describe soc-nvmem subnode\n\nDescribe soc-nvmem subnode as the part of firmware node. The name can't be\npure nvmem because dt-schema already defines it as array property that's\nwhy different name should be used.\n\nAcked-by: Conor Dooley \nLink: https://lore.kernel.org/r/24fe6adbf2424360618e8f5ca541ebfd8bb0723e.1706692641.git.michal.simek@amd.com\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"dt-bindings: firmware: xilinx: Describe soc-nvmem subnode"}},{"before":"415577e072b30c152a07b0e89dc2c25bf659c671","after":"47aac893d22c7e42130945d2f7a6bce90ec5e096","ref":"refs/heads/lkp_test","pushedAt":"2024-02-06T06:09:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"radheyxilinx","name":"Radhey Shyam Pandey","path":"/radheyxilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6679418?s=80&v=4"},"commit":{"message":"EDAC/versal: Make the bits in error injection configurable\n\nCurrently the error injection bits are hardcoded.\nMake them configurable. Add separate entries to configure the\nbits to inject errors.\n\nSigned-off-by: Shubhrajyoti Datta ","shortMessageHtmlLink":"EDAC/versal: Make the bits in error injection configurable"}},{"before":"c0f708f5cda943f831e6a6e97b7712fa088aabc1","after":"0ee74e0d7b9786976cc565ac08887469605346e7","ref":"refs/heads/for-next","pushedAt":"2024-01-31T09:12:24.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"Merge remote-tracking branch 'git/zynqmp/dt' into for-next","shortMessageHtmlLink":"Merge remote-tracking branch 'git/zynqmp/dt' into for-next"}},{"before":"237a1bbc32317db3c96aebdf66159f6759ec8c81","after":"dbcd27526e6abee1c65cdf350c232a6e5c2afb47","ref":"refs/heads/zynqmp/dt","pushedAt":"2024-01-31T09:11:45.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"dt-bindings: soc: xilinx: Add support for KV260 CC\n\nWhen DT overlay is applied at run time compatible string or model AFAIK is\nnot updated. But when fdtoverlay tool is used it actually creates full\ndescription for used SOM and carrier card(CC). That's why there is no\nreason to use generic SOM name and its compatible strings because they are\nnot properly reflected in newly created DT.\nComposing dt overlays together was introduced by commit 7a4c31ee877a\n(\"arm64: zynqmp: Add support for Xilinx Kria SOM board\") and later renamed\nby commit 45fe0dc4ea2e (\"arm64: xilinx: Use zynqmp prefix for SOM dt\noverlays\").\nDTB selection is done prior booting OS that's why there is no need to do\nrun time composition for SOM and CC combination. And user space can use\ncompatible string and all listed revisions to figured it out which SOM and\nCC combinations OS is running at.\n\nReviewed-by: Rob Herring \nLink: https://lore.kernel.org/r/14c184225cc4f0a61da5f8c98bc0767f8deba0df.1706019781.git.michal.simek@amd.com\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"dt-bindings: soc: xilinx: Add support for KV260 CC"}},{"before":"6613476e225e090cc9aad49be7fa504e290dd33d","after":"415577e072b30c152a07b0e89dc2c25bf659c671","ref":"refs/heads/lkp_test","pushedAt":"2024-01-29T09:34:53.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"radheyxilinx","name":"Radhey Shyam Pandey","path":"/radheyxilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6679418?s=80&v=4"},"commit":{"message":"net: macb: Add ARP support to WOL\n\nAdd wake-on LAN support using ARP with the provision to select\nthrough ethtool. Advertise wakeup capability in the probe and\nget the supported modes from the device tree.\n\nRe-order MACB_WOL_<> macros for ease of extension.\nAdd ARP support configurable through ethtool, \"wolopts\" variable in\nstruct macb contains the current WOL options configured through ethtool.\n\nFor WOL via ARP, ensure the IP address is assigned and\nreport an error otherwise.\n\nCo-developed-by: Harini Katakam \nSigned-off-by: Harini Katakam \nSigned-off-by: Vineeth Karumanchi ","shortMessageHtmlLink":"net: macb: Add ARP support to WOL"}},{"before":"414b0dc753ec961cf8e532b86412522e78a00169","after":"6613476e225e090cc9aad49be7fa504e290dd33d","ref":"refs/heads/lkp_test","pushedAt":"2024-01-25T13:15:40.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"radheyxilinx","name":"Radhey Shyam Pandey","path":"/radheyxilinx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6679418?s=80&v=4"},"commit":{"message":"Linux 6.8-rc1","shortMessageHtmlLink":"Linux 6.8-rc1"}},{"before":"51586065abc608cbee499be4db6d95659d878def","after":"c0f708f5cda943f831e6a6e97b7712fa088aabc1","ref":"refs/heads/for-next","pushedAt":"2024-01-23T14:00:53.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"Merge branch 'zynqmp/soc' into for-next","shortMessageHtmlLink":"Merge branch 'zynqmp/soc' into for-next"}},{"before":"87fda1acfc3b9048261799817ef749e6deb95724","after":"be53a3b3bc58bb5be6c4228523b071b345d5574b","ref":"refs/heads/zynqmp/soc","pushedAt":"2024-01-23T13:59:50.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"soc: xilinx: update maintainer of event manager driver\n\nAdded Michal as a maintainer of event manager driver as Abhyuday is no\nlonger active.\n\nSigned-off-by: Jay Buddhabhatti \nSigned-off-by: Michal Simek \nLink: https://lore.kernel.org/r/0171170571802fe96b49cefbca9c87f3c1c9eee6.1702919377.git.michal.simek@amd.com","shortMessageHtmlLink":"soc: xilinx: update maintainer of event manager driver"}},{"before":"a346958e11808e25fcdea7e9cf57680402aac2f1","after":"51586065abc608cbee499be4db6d95659d878def","ref":"refs/heads/for-next","pushedAt":"2024-01-22T13:24:22.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"Merge remote-tracking branch 'git/zynq/soc' into for-next","shortMessageHtmlLink":"Merge remote-tracking branch 'git/zynq/soc' into for-next"}},{"before":"65d6e954e37872fd9afb5ef3fc0481bb3c2f20f4","after":"a22f00c0167f459a19a4828d3c24943ae4694418","ref":"refs/heads/zynq/soc","pushedAt":"2024-01-22T13:23:09.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"ARM: zynq: Remove clk/zynq.h header\n\nslcr.c is not having any reference to clock that's why remove it.\n\nLink: https://lore.kernel.org/r/d7b129c8e3f867c2fda5fb0adbb1983103c5be5e.1704885029.git.michal.simek@amd.com\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"ARM: zynq: Remove clk/zynq.h header"}},{"before":"a98b6987de7d44cb621294041364f70285b3d2c6","after":"237a1bbc32317db3c96aebdf66159f6759ec8c81","ref":"refs/heads/zynqmp/dt","pushedAt":"2024-01-22T13:21:05.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"arm64: zynqmp: Align usb clock nodes with binding\n\ndwc3-xilinx.yaml defines 2 clocks which are not defined that's why define\nthem (bus_early clock is moved to bus_clk in glue logic).\nWith also describing kv260 assigned clock rates with assigned clocks.\nAlso add missing status property to standard dwc3 core.\n\nLink: https://lore.kernel.org/r/aa4c65a8997c7a65f23da3a3088bb5eb64281307.1704728353.git.michal.simek@amd.com\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"arm64: zynqmp: Align usb clock nodes with binding"}},{"before":"21d01d5afbc8e52081f8bf721f16f4a34ec4b84a","after":"a346958e11808e25fcdea7e9cf57680402aac2f1","ref":"refs/heads/for-next","pushedAt":"2024-01-15T08:13:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"ARM: zynq: slcr: fix function prototype kernel-doc warnings\n\nUse the same name in the function prototype description and the function\nto prevent kernel-doc warnings:\n\nslcr.c:158: warning: expecting prototype for zynq_slcr_cpu_state(). Prototype was for zynq_slcr_cpu_state_read() instead\nslcr.c:176: warning: expecting prototype for zynq_slcr_cpu_state(). Prototype was for zynq_slcr_cpu_state_write() instead\n\nSigned-off-by: Randy Dunlap \nCc: Michal Simek \nCc: Russell King \nCc: linux-arm-kernel@lists.infradead.org\nCc: patches@armlinux.org.uk\nLink: https://lore.kernel.org/r/20240114051730.16796-1-rdunlap@infradead.org\nSigned-off-by: Michal Simek ","shortMessageHtmlLink":"ARM: zynq: slcr: fix function prototype kernel-doc warnings"}},{"before":"1d4723dec415d594a21190183ed62a9e3aadff91","after":"21d01d5afbc8e52081f8bf721f16f4a34ec4b84a","ref":"refs/heads/for-next","pushedAt":"2023-12-13T15:56:32.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"michalsimek","name":"Michal Šimek","path":"/michalsimek","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4162584?s=80&v=4"},"commit":{"message":"Merge remote-tracking branch 'zynqmp/soc' into for-next","shortMessageHtmlLink":"Merge remote-tracking branch 'zynqmp/soc' into for-next"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAERZiqowA","startCursor":null,"endCursor":null}},"title":"Activity · Xilinx/linux-xlnx"}