{"payload":{"header_redesign_enabled":false,"results":[{"id":"34361064","archived":false,"color":"#b2b7f8","followers":1083,"has_funding_file":false,"hl_name":"aolofsson/oh","hl_trunc_description":"Verilog library for ASIC and FPGA designers","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":34361064,"name":"oh","owner_id":2229872,"owner_login":"aolofsson","updated_at":"2024-02-14T20:05:57.944Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aaolofsson%252Foh%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/aolofsson/oh/star":{"post":"bQv261lk0GxpQiVzury2T_lUKGK-LjpHUNXmitKnn9kVAR5Kz-hCw8J4qBcbN4mz_uzjZiD_0HHj4acTgiXhzw"},"/aolofsson/oh/unstar":{"post":"bk9l7IGdwbkhB1-hGe08OzxXg5QtIBHoY7ja_TqN78to5C0VcR8A5fOnWl5GZTeiKRRvofH2EufDBMOLbQxxKQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_Hb8CilKJvD3He-PqmIIUD-OYV4493XN5Efxj_gbfGY3A8vzwitUDx-W1THjT2wz4zUDLplGl6PEcFy5eIZUBQ"}}},"title":"Repository search results"}