{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":363738263,"defaultBranch":"master","name":"IBM1410FPGA","ownerLogin":"cube1us","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-05-02T19:56:49.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/2684188?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1619986421.9906502","currentOid":""},"activityList":{"items":[{"before":"026f0a162eb095ab1b2e29bec407c20285f54141","after":"4f88a839fa9438c623d8833c7cfca257524b9105","ref":"refs/heads/master","pushedAt":"2023-08-18T22:03:10.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"Fix to ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC.log ECO JRJ007, JRJ008 to add gate type DHLJ with an extra input to NOR gate and inhibit checks against unoverlap in process and I Cycle Ctrl and X Cycle Ctrl in the presence of +S I-O LAST EX CYCLE\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3113 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"Fix to ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC.log ECO JRJ007, JRJ008 …"}},{"before":"3d853ebaff35e95bb2acd325808f81381c303e9e","after":"026f0a162eb095ab1b2e29bec407c20285f54141","ref":"refs/heads/master","pushedAt":"2023-08-13T16:30:31.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"1410 SMS Database updates, including fixes to page 15.41.10.1 for E1 Reg. Full, and a reversion on page 15.62.04.1 back to the regular SMS_TAM card type.\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3112 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"1410 SMS Database updates, including fixes to page 15.41.10.1 for E1 …"}},{"before":"26ac2e17af657f5f3b1eaff44fb735611f8ca204","after":"3d853ebaff35e95bb2acd325808f81381c303e9e","ref":"refs/heads/master","pushedAt":"2023-08-04T20:29:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"ECO JRJ005 to fix issue on ALD_15_38_04_1_OP_MOD_CONTROLS_ACC causing the overflow latch to reset during an unconditional branch in 1401 mode with the last address character of 'Z'\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3109 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"ECO JRJ005 to fix issue on ALD_15_38_04_1_OP_MOD_CONTROLS_ACC causing…"}},{"before":"4df252b9a2075ed5386227a753a417445eb7e5dc","after":"26ac2e17af657f5f3b1eaff44fb735611f8ca204","ref":"refs/heads/master","pushedAt":"2023-08-03T19:07:28.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"Modified page ALD_14_30_09_1_ADDRESS_MODIFY_CONTROLS.vhdl to fix race condition on Modify By Zero Ctrl Latch\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3107 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"Modified page ALD_14_30_09_1_ADDRESS_MODIFY_CONTROLS.vhdl to fix race…"}},{"before":"9bd3297360d1b6c2b467731c97e5a7bb3f7bfec0","after":"4df252b9a2075ed5386227a753a417445eb7e5dc","ref":"refs/heads/master","pushedAt":"2023-07-25T21:04:07.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"ALD_14_71_30_1_A_AR_READOUT.vhdl - ECO \"JRJ003\" - added signals and gate to allow gating of A Address Register during first B cycle of 1401 Store A Address Register Instruction.\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3101 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"ALD_14_71_30_1_A_AR_READOUT.vhdl - ECO \"JRJ003\" - added signals and g…"}},{"before":"d6a97008584653712913abd962d4c909b56e184a","after":"9bd3297360d1b6c2b467731c97e5a7bb3f7bfec0","ref":"refs/heads/master","pushedAt":"2023-07-18T20:35:34.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"ALD_14_18_04_1_ZONE_ADDER_16K_ACC.vhdl Fix incorrect logic for Zone Adder page 14.18.04.1 (which page is actually missing - the deduced logic produced a signal that was inverted from the needed signal)\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3096 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"ALD_14_18_04_1_ZONE_ADDER_16K_ACC.vhdl Fix incorrect logic for Zone A…"}},{"before":"705abe42e85ef52ac9c9498ff9785ee2916fadfb","after":"d6a97008584653712913abd962d4c909b56e184a","ref":"refs/heads/master","pushedAt":"2023-07-11T01:46:24.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"Changes to 12.12.62.1, 12.12.65.1 and IntegrationTest3.vhdl to handle race condition on +S E CYCLE REQUIRED and +S F CYCLE REQUIRED and Logic Gate A\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3092 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"Changes to 12.12.62.1, 12.12.65.1 and IntegrationTest3.vhdl to handle…"}},{"before":"e0644c64c84429e8e95762d78b67b0ca9d578fd0","after":"705abe42e85ef52ac9c9498ff9785ee2916fadfb","ref":"refs/heads/master","pushedAt":"2023-07-07T18:38:54.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"Shortened some of the wait times during simulation to save time.\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3088 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"Shortened some of the wait times during simulation to save time."}},{"before":"2e3290116af31d8b03a6533506517c97ed09aa74","after":"e0644c64c84429e8e95762d78b67b0ca9d578fd0","ref":"refs/heads/master","pushedAt":"2023-06-29T15:22:40.000Z","pushType":"push","commitsCount":13,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"ibm1410_10K_RAM_INIT.vhdl - Change initilization from the \"HELLO\" console message to the subtract that is failing from diagnostic CU01.\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3083 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"ibm1410_10K_RAM_INIT.vhdl - Change initilization from the \"HELLO\" con…"}},{"before":"08a95ccbd4a33ee580115c8a72feee31015c4e67","after":"2e3290116af31d8b03a6533506517c97ed09aa74","ref":"refs/heads/master","pushedAt":"2023-06-11T22:46:06.865Z","pushType":"push","commitsCount":2,"pusher":{"login":"cube1us","name":"Jay Jaeger","path":"/cube1us","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2684188?s=80&v=4"},"commit":{"message":"Set gates related to feature S20 (Exactly 20K system) to NOGEN, so system now proper 40K\n\ngit-svn-id: svn://localhost/active/IBM1410FPGA/trunk@3062 8de05751-f04e-1843-ac3c-a4bcb19ff523","shortMessageHtmlLink":"Set gates related to feature S20 (Exactly 20K system) to NOGEN, so sy…"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADbeK9FQA","startCursor":null,"endCursor":null}},"title":"Activity · cube1us/IBM1410FPGA"}