public
Description: Open source GPS receiver based on USRP and GN3S
Homepage: http://www.gps-sdr.com
Clone URL: git://github.com/gps-sdr/gps-sdr.git
gps-sdr / simd / cpuid.cpp
100644 197 lines (154 sloc) 3.305 kb
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
/*! \file CPUID.cpp
Functions which probe the CPU to discover what SIMD functionality is present
*/
 
/************************************************************************************************
Copyright 2008 Gregory W Heckler
 
This file is part of the GPS Software Defined Radio (GPS-SDR)
 
The GPS-SDR is free software; you can redistribute it and/or modify it under the terms of the
GNU General Public License as published by the Free Software Foundation; either version 2 of the
License, or (at your option) any later version.
 
The GPS-SDR is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without
even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
General Public License for more details.
 
You should have received a copy of the GNU General Public License along with GPS-SDR; if not,
write to the:
 
Free Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
************************************************************************************************/
 
#include "includes.h"
 
bool CPU_MMX()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid \n"
"sar edx, 0x17 \n"
"and edx, 0x1 \n"
"mov eax, edx \n"
"leave \n"
"ret \n"
".att_syntax \n"
);
 
}
 
 
bool CPU_SSE()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid \n"
"sar edx, 0x19 \n"
"and edx, 0x1 \n"
"mov eax, edx \n"
"leave \n"
"ret \n"
".att_syntax \n"
);
 
}
 
 
bool CPU_SSE2()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid \n"
"sar edx, 0x1A \n"
"and edx, 0x1 \n"
"mov eax, edx \n"
"leave \n"
"ret \n"
".att_syntax \n"
);
 
}
 
 
bool CPU_SSE3()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid; \n"
"and ecx, 0x1 \n"
"mov eax, ecx \n"
"leave \n"
"ret \n"
".att_syntax \n"
 
);
 
}
 
bool CPU_SSSE3()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid; \n"
"sar ecx, 9 \n"
"and ecx, 0x1 \n"
"mov eax, ecx \n"
"leave \n"
"ret \n"
".att_syntax \n"
 
);
 
}
 
bool CPU_SSE41()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid; \n"
"sar ecx, 19 \n"
"and ecx, 0x1 \n"
"mov eax, ecx \n"
"leave \n"
"ret \n"
".att_syntax \n"
 
);
 
}
 
 
bool CPU_SSE42()
{
 
__asm
(
".intel_syntax noprefix \n"
"mov eax, 0x1 \n"
"cpuid; \n"
"sar ecx, 20 \n"
"and ecx, 0x1 \n"
"mov eax, ecx \n"
"leave \n"
"ret \n"
".att_syntax \n"
 
);
 
}
 
 
void Init_SIMD()
{
 
// if(CPU_SSE3())
// {
// simd_add = &sse_add;
// simd_sub = &sse_sub;
// simd_mul = &sse_mul;
// simd_dot = &sse_dot;
//
// simd_conj = &sse_conj;
// simd_cacc = &sse_cacc;
// simd_cmul = &sse_cmul;
// simd_cmuls = &sse_cmuls;
// simd_cmulsc = &sse_cmulsc;
// }
// else
// {
// simd_add = &x86_add;
// simd_sub = &x86_sub;
// simd_mul = &x86_mul;
// simd_dot = &x86_dot;
//
// simd_conj = &x86_conj;
// simd_cacc = &x86_cacc;
// simd_cmul = &x86_cmul;
// simd_cmuls = &x86_cmuls;
// simd_cmulsc = &x86_cmulsc;
//
// }
//
// simd_cmag = &x86_cmag;
// simd_max = &x86_max;
 
 
}