{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":3058456,"defaultBranch":"master","name":"lk","ownerLogin":"littlekernel","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2011-12-27T19:19:36.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/15386632?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1716530177.0","currentOid":""},"activityList":{"items":[{"before":"e705034a48661c80af25dc76f2a0201a7e7eced9","after":"ad5f5297895e0b1ada8478098373ba1699ffadb9","ref":"refs/heads/wip/virtio-pci","pushedAt":"2024-05-29T05:29:57.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[dev][virtio][pci] PCI based virtio\n\nFirst pass at PCI based virtio.\nAdded a PCI based virtio-bus layer that abstracts the details from the\ndevice layer.\nOnly wired up for virtio-blk at the moment.\nIRQs are wired up in legacy mode (no MSI-X support in PCI yet).","shortMessageHtmlLink":"[dev][virtio][pci] PCI based virtio"}},{"before":"f99cc0f58451e0faebf7aa2aedb32a831446186b","after":"0e25214ed829ded348ed766f39694c33469ab6d4","ref":"refs/heads/master","pushedAt":"2024-05-29T05:07:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[README] update link to gcc 14.1","shortMessageHtmlLink":"[README] update link to gcc 14.1"}},{"before":"4c17353a805774f99c7534b49d495ad35fc947fa","after":"e705034a48661c80af25dc76f2a0201a7e7eced9","ref":"refs/heads/wip/virtio-pci","pushedAt":"2024-05-28T08:48:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP [dev][virtio][pci] PCI based virtio\n\nMostly wired up at this point for virtio-block.\nInterrupts are wired up (non MSI-X) but not seeing any results after\nsubmitting a block transfer. Unclear if kick is not working.","shortMessageHtmlLink":"WIP [dev][virtio][pci] PCI based virtio"}},{"before":"6c14941decb4b032f2c75ae78fbca0c1340d93bb","after":"f99cc0f58451e0faebf7aa2aedb32a831446186b","ref":"refs/heads/master","pushedAt":"2024-05-25T23:50:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[project][fs] add partition sniffing code to the default fs virtual project","shortMessageHtmlLink":"[project][fs] add partition sniffing code to the default fs virtual p…"}},{"before":"7791ec047cf0b17461ddcabcdb711d20f0fd513b","after":"6c14941decb4b032f2c75ae78fbca0c1340d93bb","ref":"refs/heads/master","pushedAt":"2024-05-25T05:34:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[arch][arm64][mmio] add 'Z' to the mmio write accessor inline asm\n\nThis allows the compiler to use the xzr register if writing a zero\nvalue, instead of uselessly moving 0 into a register first.","shortMessageHtmlLink":"[arch][arm64][mmio] add 'Z' to the mmio write accessor inline asm"}},{"before":"00e0cfff53e0282ac3579de3036dd0938f3bc990","after":"94bce26b6fe05f4b8e8b9a01f33f44bd4e131b7f","ref":"refs/heads/wip/riscv32-supervisor","pushedAt":"2024-05-24T06:06:03.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP riscv32 supervisor mode\n\nKinda a fatal flaw with the way riscv assumes physmap starts at address\n0, so will require some rethinking, probably","shortMessageHtmlLink":"WIP riscv32 supervisor mode"}},{"before":"79ab47ca727ad9536b35388d92a7e5d796ca1353","after":"4c17353a805774f99c7534b49d495ad35fc947fa","ref":"refs/heads/wip/virtio-pci","pushedAt":"2024-05-24T06:04:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP virtio-pci","shortMessageHtmlLink":"WIP virtio-pci"}},{"before":null,"after":"00e0cfff53e0282ac3579de3036dd0938f3bc990","ref":"refs/heads/wip/riscv32-supervisor","pushedAt":"2024-05-24T05:56:17.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP riscv32 supervisor mode\n\nKinda a fatal flaw with the way riscv assumes physmap starts at address\n0, so will require some rethinking, probably","shortMessageHtmlLink":"WIP riscv32 supervisor mode"}},{"before":"035739433ec664b1fa991ffa62f29da677a16e21","after":"7791ec047cf0b17461ddcabcdb711d20f0fd513b","ref":"refs/heads/master","pushedAt":"2024-05-24T03:47:21.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[gitignore] ignore .cache directory\n\nSeems to be where some clangd stuff is tossed.","shortMessageHtmlLink":"[gitignore] ignore .cache directory"}},{"before":"1a761abb83fafd4dc6203ed4ffc9b61c4eb362a0","after":"035739433ec664b1fa991ffa62f29da677a16e21","ref":"refs/heads/master","pushedAt":"2024-05-14T08:34:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[arch][arm] avoid using -mgeneral-regs-only for arm32\n\nFor older compilers (gcc 7.5.0 in particular) avoid using\n-mgeneral-regs-only to override the floating point switches, since it\ndoesn't seem to understand that switch.\n\nInstead more properly add the floating point switches for a module or\nsource file compiled with float. More compatible with all compilers.","shortMessageHtmlLink":"[arch][arm] avoid using -mgeneral-regs-only for arm32"}},{"before":"356e9adc0109d24d1163c27a3238e219dfbfe38d","after":"1a761abb83fafd4dc6203ed4ffc9b61c4eb362a0","ref":"refs/heads/master","pushedAt":"2024-05-14T07:57:25.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[arch][arm] Add support for float/nofloat compile options\n\nWas already added to arm64, but arch/arm hadn't picked up this feature\nyet. Uncovered a few places here or there that wasn't marking code as\nfloat/no-float, but this fixes a problem where newer compilers are\nstarting to sneak in vector code because they can.\n\nIssue #406","shortMessageHtmlLink":"[arch][arm] Add support for float/nofloat compile options"}},{"before":null,"after":"e8486608e80aebca05fd65a7c0c0a6261542f978","ref":"refs/heads/wip/mmio","pushedAt":"2024-05-13T07:40:34.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[platform][qemu-virt-arm] update the uart driver to use the new mmio routines\n\nThis was the driver that triggered the whole thing, since GCC 14.1 was\nstarting to use more fancier addressing modes that was causing QEMU to\nbomb out when using KVM.","shortMessageHtmlLink":"[platform][qemu-virt-arm] update the uart driver to use the new mmio …"}},{"before":"3c71b665f6c30317bdc2e32571eaf45fbfc036b8","after":"356e9adc0109d24d1163c27a3238e219dfbfe38d","ref":"refs/heads/master","pushedAt":"2024-05-10T23:16:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[make] remove an undefine, unsupported on older gnu makes\n\nIt wasn't really that important anyway, was just a general nicety in the\nriscv rules.mk","shortMessageHtmlLink":"[make] remove an undefine, unsupported on older gnu makes"}},{"before":"d54735cf5d48c1f0d2c31feb084e7bd7a9fe230a","after":"3c71b665f6c30317bdc2e32571eaf45fbfc036b8","ref":"refs/heads/master","pushedAt":"2024-05-10T07:44:08.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[platform][arm-qemu] fix issue with uart driver on KVM\n\nThe accessing method the compiler is emitting for the *REG32 macros on\narm32 and arm64 is occasionally generating load/stores with writeback.\nThough this has worked before, it seems to be rejected with whatever\ncombination of qemu + linux + hardware on this Raspberry Pi 5.\n\nConvert the register accessors to inline asm that uses basic load/store\ninstructions, which is really the only correct thing to do now and in\nthe long run. Add a TODO to move this to reg.h and start to revamp how\nregisters are accessed across LK, but for now keep it just here to fix\nthings.","shortMessageHtmlLink":"[platform][arm-qemu] fix issue with uart driver on KVM"}},{"before":"2f98fbf772dc5a01d06bce8ca65511c86eb4c4f5","after":"d54735cf5d48c1f0d2c31feb084e7bd7a9fe230a","ref":"refs/heads/master","pushedAt":"2024-05-10T06:12:32.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[scripts][do-qemuarm] add switch to try to use KVM","shortMessageHtmlLink":"[scripts][do-qemuarm] add switch to try to use KVM"}},{"before":"d2ef1ffff87852d58ccb7336ca38ee2a1c583190","after":"79ab47ca727ad9536b35388d92a7e5d796ca1353","ref":"refs/heads/wip/virtio-pci","pushedAt":"2024-05-10T05:32:31.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP virtio-pci","shortMessageHtmlLink":"WIP virtio-pci"}},{"before":"5d8dd9c36ae811f72b9aade36f5900beb7533599","after":"2f98fbf772dc5a01d06bce8ca65511c86eb4c4f5","ref":"refs/heads/master","pushedAt":"2024-05-10T05:18:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[pci][fdt] do not attempt to configure PCI with 64bit bars on a 32bit system\n\nEspecially in the case where the 32bit system doesn't have an MMU, avoid\nusing any high addresses for BARs.","shortMessageHtmlLink":"[pci][fdt] do not attempt to configure PCI with 64bit bars on a 32bit…"}},{"before":"fbcbd6491cfa697658226e1fa91c4975c0943c92","after":"d2ef1ffff87852d58ccb7336ca38ee2a1c583190","ref":"refs/heads/wip/virtio-pci","pushedAt":"2024-05-10T03:47:04.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP virtio-pci","shortMessageHtmlLink":"WIP virtio-pci"}},{"before":"339ff8995a8fdd33c5ef1ac492e627c22fee941c","after":"5d8dd9c36ae811f72b9aade36f5900beb7533599","ref":"refs/heads/master","pushedAt":"2024-05-10T03:29:26.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[make] add 'make tags'\n\nTries to generate a curated ctags file for the current project and\nconfiguration.","shortMessageHtmlLink":"[make] add 'make tags'"}},{"before":"6a3db09e554655e6d1150d827b987abb644d56e8","after":"339ff8995a8fdd33c5ef1ac492e627c22fee941c","ref":"refs/heads/master","pushedAt":"2024-05-10T02:52:55.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[arch][barriers] add default memory barriers for all of the architectures\n\nMost are pretty straightforward, but a few of the more esoteric\narchitectures just defaults are implemented.","shortMessageHtmlLink":"[arch][barriers] add default memory barriers for all of the architect…"}},{"before":"ac5cd774a6721d35e22e6349b96379cf6cab2376","after":"6a3db09e554655e6d1150d827b987abb644d56e8","ref":"refs/heads/master","pushedAt":"2024-05-10T01:58:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[compiler] GCC 14.1 supports __has_feature\n\nEnable it if not present, not just if its clang.","shortMessageHtmlLink":"[compiler] GCC 14.1 supports __has_feature"}},{"before":"b68b3b42fec96a9182c7ee10f239e8dfc9c7135d","after":"fbcbd6491cfa697658226e1fa91c4975c0943c92","ref":"refs/heads/wip/virtio-pci","pushedAt":"2024-04-25T07:43:05.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"WIP virtio-pci","shortMessageHtmlLink":"WIP virtio-pci"}},{"before":"7cda17edfcc20680e0b184207193a10521a01e66","after":"ac5cd774a6721d35e22e6349b96379cf6cab2376","ref":"refs/heads/master","pushedAt":"2024-04-25T07:26:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[lib][fs][9p] fail mount gracefully if bdev isn't passed","shortMessageHtmlLink":"[lib][fs][9p] fail mount gracefully if bdev isn't passed"}},{"before":"4401560dd9eae55f22868bbab4af939746d0eba7","after":"7cda17edfcc20680e0b184207193a10521a01e66","ref":"refs/heads/master","pushedAt":"2024-04-25T07:17:02.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[fs][v9fs] Add an example test for VirtIO 9p filesystem\n\nAdd a simple test to validate the filesystem APIs that connect the LK\nfilesystem layer and the virtualIO 9p devices. The test does the same as\n`app/tests/v9p_tests.c` to mount the littlekernel codebase folder as the\n`/v9p` on the LK filesystem. Then it tries to read the `LICENSE` file\nunder the codebase and show the first 1024 bytes of the file.\n\nFor example:\n\n```\nstarting internet servers\nstarting app shell\nentering main console loop\n] v9fs_tests\n0x80017060: 2f 2a 0a 20 2a 20 43 6f 70 79 72 69 67 68 74 20 |/*. * Copyright\n0x80017070: 28 63 29 20 32 30 30 38 2d 32 30 31 35 20 54 72 |(c) 2008-2015 Tr\n0x80017080: 61 76 69 73 20 47 65 69 73 65 6c 62 72 65 63 68 |avis Geiselbrech\n0x80017090: 74 0a 20 2a 0a 20 2a 20 50 65 72 6d 69 73 73 69 |t. *. * Permissi\n0x800170a0: 6f 6e 20 69 73 20 68 65 72 65 62 79 20 67 72 61 |on is hereby gra\n...\n```\n\nSigned-off-by: Cody Wong <codycswong@google.com>","shortMessageHtmlLink":"[fs][v9fs] Add an example test for VirtIO 9p filesystem"}},{"before":"78fa76a658e1619c19d59444dc96a7ef9442f1ed","after":"4401560dd9eae55f22868bbab4af939746d0eba7","ref":"refs/heads/master","pushedAt":"2024-04-24T07:46:35.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[libc][printf] pull in fix from fuchsia that handles 0x prefixes properly\n\nWith this change printf passes the fuchsia unit tests, except the lack\nof field with and precision support. Disabled those parts of the test\nfor now.\n\nOriginal change at\nhttps://fuchsia.googlesource.com/fuchsia/+/db61af0d1fc27c4c807f5da7d0553a4bb422882b\n\nThe old code used to pad the output with zeros before the 0x,\nso you would end up with a 0000000x10. This is not the intended\nbehavior.\n\nOriginal author: pedro.falcato@gmail.com","shortMessageHtmlLink":"[libc][printf] pull in fix from fuchsia that handles 0x prefixes prop…"}},{"before":"9a4fae0714875a60ac7cc483888788df5fb33c46","after":"78fa76a658e1619c19d59444dc96a7ef9442f1ed","ref":"refs/heads/master","pushedAt":"2024-04-24T06:37:44.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[build] add a vim tag to some build generated files\n\nSet the tab stop to 8 and turn off listing characters to look proper on\nsome editors that have that set to something else.","shortMessageHtmlLink":"[build] add a vim tag to some build generated files"}},{"before":"b651168fa16e3b9775a459dad917af2ccea2f61e","after":"9a4fae0714875a60ac7cc483888788df5fb33c46","ref":"refs/heads/master","pushedAt":"2024-04-19T07:09:44.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[warnings] remove some extraneous __PACKED attributes\n\nAlso remove a few extra data structures that were marked packed but not\notherwise used anywhere.","shortMessageHtmlLink":"[warnings] remove some extraneous __PACKED attributes"}},{"before":"d39f2db58da71aa4bb70f83e85dc83422f0578ab","after":"b651168fa16e3b9775a459dad917af2ccea2f61e","ref":"refs/heads/master","pushedAt":"2024-04-18T06:59:49.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[lib][stdio] wrap file io APIs with stdio APIs\n\nImplement stdio file io APIs with LK lib/fs APIs\n\nSigned-off-by: Chieh-Min Wang <cmwang@google.com>","shortMessageHtmlLink":"[lib][stdio] wrap file io APIs with stdio APIs"}},{"before":"04fbd18b22a4c18cd63e9822b60a5beafca65761","after":null,"ref":"refs/heads/wip/fdtwalker","pushedAt":"2024-04-17T06:26:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"}},{"before":"0255d80bd0271735c49e5564d36c7daa7ee8fbc0","after":"d39f2db58da71aa4bb70f83e85dc83422f0578ab","ref":"refs/heads/master","pushedAt":"2024-04-17T06:23:48.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"travisg","name":"Travis Geiselbrecht","path":"/travisg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97708?s=80&v=4"},"commit":{"message":"[platform][device-tree] fix up 3 platforms to use the new fdtwalk routines\n\nThree platforms had basically duplicated logic that just was pulled into\nthe fdtwalk library. Fix these up to call into those routines instead.\n\n-qemu-virt-arm\n-qemu-virt-riscv\n-jh7110 (visionfive 2 soc)","shortMessageHtmlLink":"[platform][device-tree] fix up 3 platforms to use the new fdtwalk rou…"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEVou6OgA","startCursor":null,"endCursor":null}},"title":"Activity · littlekernel/lk"}