{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":204516692,"defaultBranch":"master","name":"opentitan","ownerLogin":"lowRISC","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-08-26T16:30:16.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/7814611?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1716576193.0","currentOid":""},"activityList":{"items":[{"before":"188e6fec485093d77dd19c10cb7919211a196bc8","after":"f9d4b9c4ae6d77547a3ea3bdd87a3d9d2b49383c","ref":"refs/heads/master","pushedAt":"2024-05-25T00:07:56.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[signing] Update offline signing demo.\n\nUpdate the offline signing demo to work with ECDSA keys. Update the\ndocumentation to note that RSA signing examples only work with in the\n`earlgrey_es_sival` branch.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[signing] Update offline signing demo."}},{"before":"78c7e2bf5e44a4df909cdb77ec4d4a4dcd26bde6","after":"188e6fec485093d77dd19c10cb7919211a196bc8","ref":"refs/heads/master","pushedAt":"2024-05-24T23:29:14.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"timothytrippel","name":"Timothy Trippel","path":"/timothytrippel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5633066?s=80&v=4"},"commit":{"message":"[rom,e2e] add flash ECC corruption test cases\n\nThis adds tests cases to the flash ECC corruption test suite to enable\ncorrupting both slots and ensuring the opposite slot tries to boot\nafter. These test are currently set to \"pass\" even though they should\nreport \"fail\" as we have not yet added the functionality to the ROM to\nenable recovery from a flash ECC corruption error.\n\nSigned-off-by: Tim Trippel <ttrippel@google.com>","shortMessageHtmlLink":"[rom,e2e] add flash ECC corruption test cases"}},{"before":"3f820f4de7d71e048f9c4512944f954f685b411b","after":"6baa46087f2b59fe0c1d3ad14c25bd6586b56c64","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-24T23:29:00.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[signing] Publish Signing Ceremony 2024-05-24\n\nA signing ceremony was performed to sign the following items:\n- The ProdA, ProdC and Sival ROM_EXTs.\n- Personalization binaries.\n\nThe ROM_EXT now reports version 0.2 secver: 1\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[signing] Publish Signing Ceremony 2024-05-24"}},{"before":"a549c2a0eee51542872acfb0fcbcf20b624bcb14","after":"78c7e2bf5e44a4df909cdb77ec4d4a4dcd26bde6","ref":"refs/heads/master","pushedAt":"2024-05-24T23:26:42.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[rom_ext/sival] Remove RSA signed sival dependencies.\n\nThe `mask_rom` no longer supports RSA sigverify. This change removes\npre-signed and other sival targets that where depending on `mask_rom`\nRSA keys.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[rom_ext/sival] Remove RSA signed sival dependencies."}},{"before":"e86ffb442341fafa521d7dca369e23a96723a366","after":"a549c2a0eee51542872acfb0fcbcf20b624bcb14","ref":"refs/heads/master","pushedAt":"2024-05-24T22:32:55.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[top_earlgrey/dv] Fix timeout in `chip_sw_keymgr_key_derivation_vseq`\n\nThe default timeout was too short; see the added comment for details.\n\nThis resolves #23050, and it resolves #23084.\n\nSigned-off-by: Andreas Kurth <adk@lowrisc.org>","shortMessageHtmlLink":"[top_earlgrey/dv] Fix timeout in <code>chip_sw_keymgr_key_derivation_vseq</code>"}},{"before":"3dab0b360280b2bb50c802ac810bef81d5847d20","after":"e86ffb442341fafa521d7dca369e23a96723a366","ref":"refs/heads/master","pushedAt":"2024-05-24T21:20:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[rom_ext/prodc] Remove RSA signed prodc dependencies.\n\nThe `mask_rom` no longer supports RSA sigverify. This change removes\npre-signed and build prodc targets that were depending on rom RSA keys.\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[rom_ext/prodc] Remove RSA signed prodc dependencies."}},{"before":"96f3dccd1ee87ec3a52be566f3d9dfee13a87e4b","after":"3dab0b360280b2bb50c802ac810bef81d5847d20","ref":"refs/heads/master","pushedAt":"2024-05-24T20:39:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[otbn, rtl] Avoid a loop stack commit on simultaneous push/pop\n\nSigned-off-by: Greg Chadwick <gac@lowrisc.org>","shortMessageHtmlLink":"[otbn, rtl] Avoid a loop stack commit on simultaneous push/pop"}},{"before":"2b011ddfae9f84b8b0822afb93bd4a122615d4aa","after":"e0380f2ef0dd6ffeca1c73b786a96115afbdcbfd","ref":"refs/heads/backport-23267-to-master","pushedAt":"2024-05-24T18:48:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[rom_ext_e2e] Test the `MinBl0SecVer` request\n\n1. Verify the manifests of both slots to determine a maximum\n   `min_sec_ver`.  We prevent advancing the `min_sec_ver` beyond the\n   value associated with any valid firmware in flash.\n2. Test the `MinBl0SecVer` request by advancing the minimum security\n   version forward.  Attempt to go beyond the maximum allowed value\n   and confirm that the request is rejected.  Attempt to go backwards\n   and confirm that the request is rejected.\n\nThis addresses #23259.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>\n(cherry picked from commit 49bbeb2d679f6643bbf286767ce6f2ed42f9d481)","shortMessageHtmlLink":"[rom_ext_e2e] Test the <code>MinBl0SecVer</code> request"}},{"before":null,"after":"2b011ddfae9f84b8b0822afb93bd4a122615d4aa","ref":"refs/heads/backport-23267-to-master","pushedAt":"2024-05-24T18:43:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[rom_ext_e2e] Test the `MinBl0SecVer` request\n\n1. Verify the manifests of both slots to determine a maximum\n   `min_sec_ver`.  We prevent advancing the `min_sec_ver` beyond the\n   value associated with any valid firmware in flash.\n2. Test the `MinBl0SecVer` request by advancing the minimum security\n   version forward.  Attempt to go beyond the maximum allowed value\n   and confirm that the request is rejected.  Attempt to go backwards\n   and confirm that the request is rejected.\n\nThis addresses #23259.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>\n(cherry picked from commit 49bbeb2d679f6643bbf286767ce6f2ed42f9d481)","shortMessageHtmlLink":"[rom_ext_e2e] Test the <code>MinBl0SecVer</code> request"}},{"before":"1ead80108fd45f64e87794888ff33ceedfe1d2b6","after":"3f820f4de7d71e048f9c4512944f954f685b411b","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-24T18:42:50.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[rom_ext_e2e] Test the `MinBl0SecVer` request\n\n1. Verify the manifests of both slots to determine a maximum\n   `min_sec_ver`.  We prevent advancing the `min_sec_ver` beyond the\n   value associated with any valid firmware in flash.\n2. Test the `MinBl0SecVer` request by advancing the minimum security\n   version forward.  Attempt to go beyond the maximum allowed value\n   and confirm that the request is rejected.  Attempt to go backwards\n   and confirm that the request is rejected.\n\nThis addresses #23259.\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>","shortMessageHtmlLink":"[rom_ext_e2e] Test the <code>MinBl0SecVer</code> request"}},{"before":"8b3f2ffbbf762800b9c71d69b8f78f53ade5ba19","after":"96f3dccd1ee87ec3a52be566f3d9dfee13a87e4b","ref":"refs/heads/master","pushedAt":"2024-05-24T18:26:47.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[otbn, rtl] Fix X-propagation issue in prefetch stage\n\nWhen executing near Xs in imem it's possible for Xs to be received on\nthe incoming imem data. The prefetcher looks at the incoming data to see\nif its a branch instruction.\n\nPrevious to this change this branch check took priority over a check\nrelated to looping which altered the request going to imem. So when the\nincoming imem data was X, when simulation propagated Xs though ifs we\nend up with an X on the imem request address.\n\nWith this change the check for the branch happens regardless of whether\nor not the looping related logic activates and the branch logic itself\ndoes not alter the imem request so it avoids generating Xs on the\nexternal (to OTBN core) imem request interface.\n\nSigned-off-by: Greg Chadwick <gac@lowrisc.org>","shortMessageHtmlLink":"[otbn, rtl] Fix X-propagation issue in prefetch stage"}},{"before":"4ccb0a366bedc0324c7b98e6ea336f2fab5d40cc","after":"8b3f2ffbbf762800b9c71d69b8f78f53ade5ba19","ref":"refs/heads/master","pushedAt":"2024-05-24T18:19:58.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[otbn, rtl] Squash call stack read data to 0 when stack is empty\n\nPrevious to this change we were seeing X prop issues where a branch\nhappened using a call stack as one or both of the compare operands when\nthe stack was empty. Whilst OTBN raises an error due to the use of the\nempty stack the branch result goes to X (as the comparison inputs are\nX) which produces Xs on the imem request interface.\n\nWith this change output from the stack gets squashed to 0 when its\nempty.\n\nSigned-off-by: Greg Chadwick <gac@lowrisc.org>","shortMessageHtmlLink":"[otbn, rtl] Squash call stack read data to 0 when stack is empty"}},{"before":"c6d75ab6129d99be1e2ffcb4991f716cce245eca","after":"4ccb0a366bedc0324c7b98e6ea336f2fab5d40cc","ref":"refs/heads/master","pushedAt":"2024-05-24T16:05:12.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"cfrantz","name":null,"path":"/cfrantz","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/628742?s=80&v=4"},"commit":{"message":"[rom_ext] Select address tranlation based on link address\n\n1. Select address translation based on the link address of the `.text`\n   section.  If the link address is in EFLASH, then address translation\n   is `false`, else `true`.\n2. Remove various `manifest_virtual` targets from `BUILD` files in favor\n   of using the automatic selection in (1).\n\nSigned-off-by: Chris Frantz <cfrantz@google.com>","shortMessageHtmlLink":"[rom_ext] Select address tranlation based on link address"}},{"before":"7d34f1d68cb932aaae3e1b821d14dba67e09e0ad","after":"1ead80108fd45f64e87794888ff33ceedfe1d2b6","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-24T15:22:10.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"engdoreis","name":"Douglas Reis","path":"/engdoreis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/65042207?s=80&v=4"},"commit":{"message":"[topgen] Add field to specify status IRQ default behavior\n\nThis allows to specify whether a status type interrupt is expected to\nassert by default. The field is intended to be used in generated DV\ncollateral, primarily.\n\nSigned-off-by: Michael Schaffner <msf@opentitan.org>","shortMessageHtmlLink":"[topgen] Add field to specify status IRQ default behavior"}},{"before":"ac6afa5e0d8846f24d092d69087a2937fe3a93df","after":"7d34f1d68cb932aaae3e1b821d14dba67e09e0ad","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-24T15:07:37.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[test] Fix keymgr_sideload test cases.\n\nThis change fixes the following tests:\n- keymgr_sideload_kmac_test\n- keymgr_sideload_otbn_test\n\nIt also refactors the following test to reuse common keymgr\ninfrastructure:\n- keymgr_sideload_aes_test\n\nSigned-off-by: Miguel Osorio <miguelosorio@google.com>","shortMessageHtmlLink":"[test] Fix keymgr_sideload test cases."}},{"before":"fbca9e7ea0f1f68980ccddfce3f64f6c67362e92","after":"c6d75ab6129d99be1e2ffcb4991f716cce245eca","ref":"refs/heads/master","pushedAt":"2024-05-24T15:02:09.000Z","pushType":"pr_merge","commitsCount":7,"pusher":{"login":"pamaury","name":"Amaury Pouly","path":"/pamaury","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/121804?s=80&v=4"},"commit":{"message":"[usb,sival] Use the harness even on CW310\n\nCertain USB test do not technically require the harness on\nthe CW310 because there is no need to enable usb sensing. However,\nnot using also means that the harness is not tested in this configuration\nin CI which can lead to breakage by mistake.\n\nSigned-off-by: Amaury Pouly <amaury.pouly@lowrisc.org>\n(cherry picked from commit 354dfec31374f3a526d1edc9c6434c7413159d67)","shortMessageHtmlLink":"[usb,sival] Use the harness even on CW310"}},{"before":"1f05782f8dd1760c6df3e498357e47340fa5a61f","after":"fbca9e7ea0f1f68980ccddfce3f64f6c67362e92","ref":"refs/heads/master","pushedAt":"2024-05-24T14:42:24.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"hcallahan-lowrisc","name":"Harry Callahan","path":"/hcallahan-lowrisc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/102029880?s=80&v=4"},"commit":{"message":"[dv, aon_timer] Constraint fix: allow wide count/threshold testing\n\nConstraint rewrite to ensure that both threshold and count are\nrandomised across the entire range\n\nSigned-off-by: Antonio Martinez Zambrana <amz@lowrisc.org>","shortMessageHtmlLink":"[dv, aon_timer] Constraint fix: allow wide count/threshold testing"}},{"before":"1fafdaf22eca184b4ed34476300b58a4ff832aed","after":"1f05782f8dd1760c6df3e498357e47340fa5a61f","ref":"refs/heads/master","pushedAt":"2024-05-24T14:41:47.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"a-will","name":"Alex Williams","path":"/a-will","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/782139?s=80&v=4"},"commit":{"message":"[spi_device] Add CSB reset sync for outclk domain\n\nFor flops that latch on the falling edge of SCK, an unsafe reset timing\ncan occur if SCK is permitted to toggle while CSB toggles. SPI NOR flash\ndatasheets typically only specify setup and hold requirements around the\nrising edge of SCK, so these flops are not protected.\n\nAdd a synchronizing flop that releases the CSB reset on the rising edge\nof SCK, and create a separate reset network for the outclk domain to fix\nthe RDC issue.\n\nSigned-off-by: Alexander Williams <awill@opentitan.org>","shortMessageHtmlLink":"[spi_device] Add CSB reset sync for outclk domain"}},{"before":"8e9ce095f5a7ad63ef4102356b05c90e72a068d9","after":"1fafdaf22eca184b4ed34476300b58a4ff832aed","ref":"refs/heads/master","pushedAt":"2024-05-24T14:41:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"hcallahan-lowrisc","name":"Harry Callahan","path":"/hcallahan-lowrisc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/102029880?s=80&v=4"},"commit":{"message":"[dv] Spi_device CFG register Covergroup fix.\n\nSpi_device CFG covergroup updated and sampled regardless of the\nmode since tx/rx_order affect all modes.\nMailbox_en bit has been added as well.\n\nSigned-off-by: Antonio Martinez Zambrana <amz@lowrisc.org>","shortMessageHtmlLink":"[dv] Spi_device CFG register Covergroup fix."}},{"before":"aace3c06170104e83b3f38f2b1502ff80a1e61e1","after":"8e9ce095f5a7ad63ef4102356b05c90e72a068d9","ref":"refs/heads/master","pushedAt":"2024-05-24T14:35:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[top_earlgrey,padring] Implement muxing for IOB[0:3]\n\nIn packages with reduced pin count, not all pads can be bonded out.  The\ndirect-mapped pads have to be bonded out, but Quad SPI may not always be\nrequired.  For use cases where IOB[0:3] are not bonded out but\nSPI_HOST_D{2,3} and SPI_DEV_D{2,3} are bonded out but are not used\n(because Quad SPI is not used), this commit adds muxes that allow using\nthose Quad SPI ports via IOB[0:3].\n\nThe mux selectors are currently tied off (to the direct connection);\nthey will be wired up as part of #23280.\n\nSigned-off-by: Andreas Kurth <adk@lowrisc.org>","shortMessageHtmlLink":"[top_earlgrey,padring] Implement muxing for IOB[0:3]"}},{"before":"b289921949dbb3b05f6ea6a748f93f5d20abcf0f","after":"aace3c06170104e83b3f38f2b1502ff80a1e61e1","ref":"refs/heads/master","pushedAt":"2024-05-24T14:27:55.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[hmac,rtl/dv] RTL and DV fixes for digest loading and error handling\n\nThis fixes the digest loading order and error handling\nto prioritize SwInvalidConfig error, in case simultaneous\nerrors are triggered. This also implements the corresponding DV\nfixes for these changes.\n\nSigned-off-by: Ghada Dessouky <gdessouky@google.com>","shortMessageHtmlLink":"[hmac,rtl/dv] RTL and DV fixes for digest loading and error handling"}},{"before":"c4666f429474acc507064e5448fa4d347fe5e611","after":"b289921949dbb3b05f6ea6a748f93f5d20abcf0f","ref":"refs/heads/master","pushedAt":"2024-05-24T14:07:59.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"moidx","name":"moidx","path":"/moidx","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4177786?s=80&v=4"},"commit":{"message":"[cryptolib, hmac] Update cryptolib + tests for driver changes\n\nSigned-off-by: Fatih Balli <fatihballi@google.com>","shortMessageHtmlLink":"[cryptolib, hmac] Update cryptolib + tests for driver changes"}},{"before":"8c84c73bc52dccb876f224db17039ae6cf064d20","after":"c4666f429474acc507064e5448fa4d347fe5e611","ref":"refs/heads/master","pushedAt":"2024-05-24T07:04:46.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"vogelpi","name":"Pirmin Vogel","path":"/vogelpi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20307557?s=80&v=4"},"commit":{"message":"[chip-level/sival] Add CSRNG SW task to csrng_edn_concurrency test\n\nThis commit adds a new task to the csrng_edn_concurrency test which\nexercises the SW application instance of CSRNG to increase the overall\nload on CSRNG.\n\nSigned-off-by: Pirmin Vogel <vogelpi@lowrisc.org>","shortMessageHtmlLink":"[chip-level/sival] Add CSRNG SW task to csrng_edn_concurrency test"}},{"before":"da4aa91887d1ecf24d1457596b20b480621e1269","after":"ac6afa5e0d8846f24d092d69087a2937fe3a93df","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-23T23:22:16.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"timothytrippel","name":"Timothy Trippel","path":"/timothytrippel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5633066?s=80&v=4"},"commit":{"message":"[rom_ext] rev version numbers to prepare for signing\n\nSigned-off-by: Tim Trippel <ttrippel@google.com>","shortMessageHtmlLink":"[rom_ext] rev version numbers to prepare for signing"}},{"before":"76b1c7498c102e9cdf2fc3f7fc5db2b229e8be27","after":"8c84c73bc52dccb876f224db17039ae6cf064d20","ref":"refs/heads/master","pushedAt":"2024-05-23T22:22:07.000Z","pushType":"pr_merge","commitsCount":6,"pusher":{"login":"hcallahan-lowrisc","name":"Harry Callahan","path":"/hcallahan-lowrisc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/102029880?s=80&v=4"},"commit":{"message":"[i2c,dv] Add target_fifo_watermarks_tx to check txfifo watermark\n\nThis vseq performs a basic directed test of the txfifo watermark and interrupt.\nSee the header of the vseq for more details.\n\nSigned-off-by: Harry Callahan <hcallahan@lowrisc.org>","shortMessageHtmlLink":"[i2c,dv] Add target_fifo_watermarks_tx to check txfifo watermark"}},{"before":"1579f6a9120ec8f736954aa005ff153799d9f51a","after":"76b1c7498c102e9cdf2fc3f7fc5db2b229e8be27","ref":"refs/heads/master","pushedAt":"2024-05-23T19:45:34.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"andreaskurth","name":"Andreas Kurth","path":"/andreaskurth","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3583291?s=80&v=4"},"commit":{"message":"[hmac,dv] DV synchronization fixes for do_read_check\n\nThis fixes DV synchronization checks for SHA-2 256\nsuch that all CSRs and predictions match. This also fixes\nFIFO checks according to the FIFO changes implemented to adapt to\nmultiple digest sizes, and disables do_read_check to be able to\nrelease the constraints on digest size and key length\nuntil synchronization issues are fixed for 384 and 512.\n\nSigned-off-by: Ghada Dessouky <gdessouky@google.com>","shortMessageHtmlLink":"[hmac,dv] DV synchronization fixes for do_read_check"}},{"before":"aa009070f3dd06802096450ede1e0621b4381f3b","after":null,"ref":"refs/heads/backport-23091-to-earlgrey_es_sival","pushedAt":"2024-05-23T18:50:32.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"a-will","name":"Alex Williams","path":"/a-will","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/782139?s=80&v=4"}},{"before":"c4de0a7f722a1ef0109df110196269b2ddf7060e","after":"da4aa91887d1ecf24d1457596b20b480621e1269","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-23T18:47:52.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"timothytrippel","name":"Timothy Trippel","path":"/timothytrippel","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5633066?s=80&v=4"},"commit":{"message":"[manuf] enable DEV and PROD signed perso bins to run\n\nThis updates the provisioning orchestrator to enable running either DEV\nor PROD signed binaries to be used during provisioning. The DEV signed\nbinaries are produced via a Nitrokey to enable debugging the flow.\n\nSigned-off-by: Tim Trippel <ttrippel@google.com>","shortMessageHtmlLink":"[manuf] enable DEV and PROD signed perso bins to run"}},{"before":null,"after":"1dc5c9bd1b55845df5d14fcc5005d2223b9fdcf3","ref":"refs/heads/backport-23115-to-master","pushedAt":"2024-05-23T16:35:41.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"github-actions[bot]","name":null,"path":"/apps/github-actions","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/15368?s=80&v=4"},"commit":{"message":"[Sival, crypto] Create testpoing to map the symmetric keygen test\n\nSigned-off-by: Douglas Reis <doreis@lowrisc.org>\n(cherry picked from commit 2d9e4939cc65b68bfe26b4acdf8c5e3898f36c64)","shortMessageHtmlLink":"[Sival, crypto] Create testpoing to map the symmetric keygen test"}},{"before":"30c79e40d25521114cb97a54c99d91b9347bfcf6","after":"c4de0a7f722a1ef0109df110196269b2ddf7060e","ref":"refs/heads/earlgrey_es_sival","pushedAt":"2024-05-23T16:35:14.000Z","pushType":"pr_merge","commitsCount":8,"pusher":{"login":"engdoreis","name":"Douglas Reis","path":"/engdoreis","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/65042207?s=80&v=4"},"commit":{"message":"[Sival, crypto] Create testpoing to map the symmetric keygen test\n\nSigned-off-by: Douglas Reis <doreis@lowrisc.org>","shortMessageHtmlLink":"[Sival, crypto] Create testpoing to map the symmetric keygen test"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEU3phXAA","startCursor":null,"endCursor":null}},"title":"Activity · lowRISC/opentitan"}