{"payload":{"header_redesign_enabled":false,"results":[{"id":"16964283","archived":false,"color":"#3572A5","followers":1118,"has_funding_file":false,"hl_name":"olofk/fusesoc","hl_trunc_description":"Package manager and build abstraction tool for FPGA/ASIC development","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":16964283,"name":"fusesoc","owner_id":2194902,"owner_login":"olofk","updated_at":"2024-04-28T10:42:16.849Z","has_issues":true}},"sponsorable":false,"topics":["python","package-manager","fpga","vhdl","eda","verilog","reuse"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aolofk%252Ffusesoc%2B%2Blanguage%253APython","metadata":null,"csrf_tokens":{"/olofk/fusesoc/star":{"post":"f4XeV6EJU7-Yu16bKMBjHoS3ekm61aO07m7TsTs24P_HfPpF0iI1q_xz2pPyGVi820tOpM1c1aNNQj6QoN0wPQ"},"/olofk/fusesoc/unstar":{"post":"4gFFzqQwK6nmCKsumV6pMvw9GwrgxDZGjQfvo-iySOctFwY0G1NpUYWf7C3b_dTI6UjmEUmm_qa8UTmBJyenzw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"-I3MyCpV96RMwuYOsASUmmrcNgOJwCYLEvQXL7V01TS2K7ZZ1CoafXtLmDFBRUBTWWAKjM5hamjGC5zPmkQBTQ"}}},"title":"Repository search results"}