{"payload":{"header_redesign_enabled":false,"results":[{"id":"23772265","archived":false,"color":"#b2b7f8","followers":20,"has_funding_file":false,"hl_name":"sdasgup3/parallel-processor-design","hl_trunc_description":"Super scalar Processor design ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":23772265,"name":"parallel-processor-design","owner_id":5316885,"owner_login":"sdasgup3","updated_at":"2014-09-07T22:11:26.360Z","has_issues":true}},"sponsorable":false,"topics":["processor-architecture","bison","flex","processor","assembler","parallel-computing","verilog","forwarding","bypassing","pipeline-processor","superscalar","opcode","verilog-hdl","instruction-set-architecture","instruction-set","processor-simulator","branch-prediction","pipeline-cpu","mnemonics","instruction-level-parallelism"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asdasgup3%252Fparallel-processor-design%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/sdasgup3/parallel-processor-design/star":{"post":"NAuCwb4oXAKWh7-BztCBARK-kI4pzxR2Vcmz9fP1qUbnuAYT-mC7isQrGOc8FYpUzEoAAmo8Bh7X48t81pVmbg"},"/sdasgup3/parallel-processor-design/unstar":{"post":"3WwM9SzqgDbMbX_rfU8Y2nXKw1ACCFXCrdMQebqmB2flL4nP3HTyp-88QFLmXqPO5cooR4d8ZefykNnagtiQbg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"LuoKKo6KVaHPSkvx_CtU29UeTGVCvJJHwYCgjeQPWvquIwE5xwcDxltaN9PRqT-W-fSbq4ew-TySsr6djxPzoA"}}},"title":"Repository search results"}