{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":45797714,"defaultBranch":"master","name":"riscv_vhdl","ownerLogin":"sergeykhbr","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-11-08T20:30:57.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/14061675?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1685304897.249204","currentOid":""},"activityList":{"items":[{"before":"a3589d9fe47cef70cb2f3f0154a334344ad83a11","after":"adefeb9b0f0fc81e66085715201c8ad117bb7104","ref":"refs/heads/master","pushedAt":"2023-12-21T10:54:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] minor syntax changes in systemc","shortMessageHtmlLink":"[*] minor syntax changes in systemc"}},{"before":"434a100d381ed0c4f3fe51d5067096219d725a38","after":"a3589d9fe47cef70cb2f3f0154a334344ad83a11","ref":"refs/heads/master","pushedAt":"2023-12-15T20:25:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] Add .read() operation for an input and signals variables in systemc (rtlgen update)","shortMessageHtmlLink":"[*] Add .read() operation for an input and signals variables in syste…"}},{"before":"aec40ddebfff83bf74cb83db3cc081d7bcca202d","after":"434a100d381ed0c4f3fe51d5067096219d725a38","ref":"refs/heads/master","pushedAt":"2023-12-15T18:34:46.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"Merge branch 'master' of https://github.com/sergeykhbr/riscv_vhdl","shortMessageHtmlLink":"Merge branch 'master' of <a href=\"https://github.com/sergeykhbr/riscv_vhdl\">https://github.com/sergeykhbr/riscv_vhdl</a>"}},{"before":"10766a1cd59b7ddb9e8a25c5d16223aba6f55346","after":"aec40ddebfff83bf74cb83db3cc081d7bcca202d","ref":"refs/heads/master","pushedAt":"2023-12-15T11:03:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] Comment fixed","shortMessageHtmlLink":"[*] Comment fixed"}},{"before":"231ce173cc0f6f5734b23749fafdc4e41f268cd1","after":"10766a1cd59b7ddb9e8a25c5d16223aba6f55346","ref":"refs/heads/master","pushedAt":"2023-12-12T20:45:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[+] Fix in rtlgen to add skipped include statement with target_cfg.h file in systemc","shortMessageHtmlLink":"[+] Fix in rtlgen to add skipped include statement with target_cfg.h …"}},{"before":"ac92e5be27a88e0659fda2f4fce2daa726c96cde","after":"231ce173cc0f6f5734b23749fafdc4e41f268cd1","ref":"refs/heads/master","pushedAt":"2023-12-10T21:17:02.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] minor changes: packages import order has been changed","shortMessageHtmlLink":"[*] minor changes: packages import order has been changed"}},{"before":"0a8ed6d75ece1edba71837ad38387df06b567441","after":"ac92e5be27a88e0659fda2f4fce2daa726c96cde","ref":"refs/heads/master","pushedAt":"2023-12-10T21:00:44.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[!] Fix verilog build errors. Run asic_sim successfully","shortMessageHtmlLink":"[!] Fix verilog build errors. Run asic_sim successfully"}},{"before":"f179595b01c6219d0ffb1e678e307d41261275ec","after":"0a8ed6d75ece1edba71837ad38387df06b567441","ref":"refs/heads/master","pushedAt":"2023-12-10T20:41:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] update systemc with the latest rtlgen generated code: 0ull constant is not used anymore","shortMessageHtmlLink":"[*] update systemc with the latest rtlgen generated code: 0ull consta…"}},{"before":"b3ee2367ee148011a3e1b2a47c29ba45be9a57ee","after":"f179595b01c6219d0ffb1e678e307d41261275ec","ref":"refs/heads/master","pushedAt":"2023-12-10T20:35:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] regenerate system verilog with the new version of rtlgen generator","shortMessageHtmlLink":"[*] regenerate system verilog with the new version of rtlgen generator"}},{"before":"e768492b2737656a6ccce4216809bcd6bb57c0ff","after":"b3ee2367ee148011a3e1b2a47c29ba45be9a57ee","ref":"refs/heads/master","pushedAt":"2023-12-09T22:17:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[+] Add constructor to initialize all member variable for the interface classes (that are defined in global namespace out of module)","shortMessageHtmlLink":"[+] Add constructor to initialize all member variable for the interfa…"}},{"before":"9c78886f7168f0e79b66edaaf6c53b7014f220ca","after":"e768492b2737656a6ccce4216809bcd6bb57c0ff","ref":"refs/heads/master","pushedAt":"2023-12-09T21:37:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen generator was significantly updated, new structure, better types handling to provide vhdl compatibility that requires better bus width handling","shortMessageHtmlLink":"[*] rtlgen generator was significantly updated, new structure, better…"}},{"before":"df39bbedb1c92e891b771b5d309e721bd0b43cb2","after":"9c78886f7168f0e79b66edaaf6c53b7014f220ca","ref":"refs/heads/master","pushedAt":"2023-12-03T15:17:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen updates: dependency file tracker was modified, so include list changed in systemc","shortMessageHtmlLink":"[*] rtlgen updates: dependency file tracker was modified, so include …"}},{"before":"59ddccfa4789e546102106ddd75dd7a4e5f1a206","after":"df39bbedb1c92e891b771b5d309e721bd0b43cb2","ref":"refs/heads/master","pushedAt":"2023-11-29T20:51:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[!] Fix clint: structure members are used as a triggers without sc_signal interface and were not added into sensitivity list\n[*] rtl gen detects another similar case in plic ctx structure but it is more difficult to fix. System Verilog not affected. Not critical bug","shortMessageHtmlLink":"[!] Fix clint: structure members are used as a triggers without sc_si…"}},{"before":"69253f93602988f0b2c9cbd25064c5692bb2dbdd","after":"59ddccfa4789e546102106ddd75dd7a4e5f1a206","ref":"refs/heads/master","pushedAt":"2023-11-29T11:04:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen upgrade: fixed unnecesary empty lines in code (no functional changes)","shortMessageHtmlLink":"[*] rtlgen upgrade: fixed unnecesary empty lines in code (no function…"}},{"before":"27af9d8e85a608efd8d12daf094acc5dbad2ea57","after":"69253f93602988f0b2c9cbd25064c5692bb2dbdd","ref":"refs/heads/master","pushedAt":"2023-11-28T10:09:53.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen updates: improved sensitivity list generation and VCD tracing variable list. Minor changes in '0 initialization","shortMessageHtmlLink":"[*] rtlgen updates: improved sensitivity list generation and VCD trac…"}},{"before":"899471410b2e6a7c23a73244552b580f47d69927","after":"27af9d8e85a608efd8d12daf094acc5dbad2ea57","ref":"refs/heads/master","pushedAt":"2023-11-26T22:03:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[!] rtlgen fix: destructors did not properly generate for the array of modules (memory blocks, decoders ,etc)","shortMessageHtmlLink":"[!] rtlgen fix: destructors did not properly generate for the array o…"}},{"before":"831c6cd596a3f275e03ae6daae0c1e3c84c2ed6e","after":"899471410b2e6a7c23a73244552b580f47d69927","ref":"refs/heads/master","pushedAt":"2023-11-26T14:32:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] Make codeid generic parameter in TAP as template in sysc\n[*] rtlgen update: Cleanup empty spaces at the end of emtpy string","shortMessageHtmlLink":"[*] Make codeid generic parameter in TAP as template in sysc"}},{"before":"01022bbfa3fc6a2c2e10049aec4b17b0aa5e603a","after":"831c6cd596a3f275e03ae6daae0c1e3c84c2ed6e","ref":"refs/heads/master","pushedAt":"2023-11-25T22:15:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[!] Fix CI systemc build error\n[*] Minor updates from rtlgen: improved generic/templates parameters tracking","shortMessageHtmlLink":"[!] Fix CI systemc build error"}},{"before":"77547eed19977de29d18be01ea446dc9f5148fa8","after":"01022bbfa3fc6a2c2e10049aec4b17b0aa5e603a","ref":"refs/heads/master","pushedAt":"2023-11-25T18:13:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] Add CFG_DMI_TAP_ID config parameter into river_cfg","shortMessageHtmlLink":"[*] Add CFG_DMI_TAP_ID config parameter into river_cfg"}},{"before":"16ed9ac2bbcf134b389789d27d5cfdf93b38c207","after":"77547eed19977de29d18be01ea446dc9f5148fa8","ref":"refs/heads/master","pushedAt":"2023-11-25T16:19:44.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen update: initialization updated now applied to systemc (as previous commit into sv)","shortMessageHtmlLink":"[*] rtlgen update: initialization updated now applied to systemc (as …"}},{"before":"c0d8720e220d26c90099bf74ad9734ed2774e0aa","after":"16ed9ac2bbcf134b389789d27d5cfdf93b38c207","ref":"refs/heads/master","pushedAt":"2023-11-25T16:04:52.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen update: improved handling of bit width and allzero initialization to provide compatiblity with vhdl (applied for system verilog). A lot of files are affected.","shortMessageHtmlLink":"[*] rtlgen update: improved handling of bit width and allzero initial…"}},{"before":"3a3acbd0ef95afcc192b467f1b895f5a1a8fa2e2","after":"c0d8720e220d26c90099bf74ad9734ed2774e0aa","ref":"refs/heads/master","pushedAt":"2023-11-24T13:25:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen code generator implements sorting modules by vhdl library which is valid for vhdl code only, but some header order a bit changed in systemc and sv too. No funcitonal changes","shortMessageHtmlLink":"[*] rtlgen code generator implements sorting modules by vhdl library …"}},{"before":"9f2ea9a69074429483ed9bca13ec6de8db02cc32","after":"3a3acbd0ef95afcc192b467f1b895f5a1a8fa2e2","ref":"refs/heads/master","pushedAt":"2023-11-24T09:49:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] rtlgen generator was updated and fixed comma-separator at the end of comment lines. No functional changes","shortMessageHtmlLink":"[*] rtlgen generator was updated and fixed comma-separator at the end…"}},{"before":"5727704a313534dacd2c37f26a261812df493165","after":"9f2ea9a69074429483ed9bca13ec6de8db02cc32","ref":"refs/heads/master","pushedAt":"2023-11-23T09:42:27.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[+] Update sv: implement target_cfg_pkg.sv file isntead of generic parameters of the soc_top module. Alignment with the systemc model","shortMessageHtmlLink":"[+] Update sv: implement target_cfg_pkg.sv file isntead of generic pa…"}},{"before":"19e03996efc0a58f0269a526a8bcd2bcbaa7ad0f","after":"5727704a313534dacd2c37f26a261812df493165","ref":"refs/heads/master","pushedAt":"2023-11-22T15:57:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[-] Return target_cfg file back. Without it it is impossible to change C++ template parameters using generic parameter and as a result properly configure systemc soc by changing top level configuration. SystemVerilog will be updated with the next commit","shortMessageHtmlLink":"[-] Return target_cfg file back. Without it it is impossible to chang…"}},{"before":"6d3811cd95859a516b2956f9ccf2f743c33a2c9e","after":"19e03996efc0a58f0269a526a8bcd2bcbaa7ad0f","ref":"refs/heads/master","pushedAt":"2023-11-22T12:06:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[*] Increase allocated ROM space upto 256 KB (used 64 KB by defualt) to easy increase BootROM for cpp_demo example (and other examples that linked with libc)\n[!] Remove base address offset on axi_slv address output","shortMessageHtmlLink":"[*] Increase allocated ROM space upto 256 KB (used 64 KB by defualt) …"}},{"before":"b4daf9462e03a5758d55bdfb8ac4d5039cf506bb","after":"6d3811cd95859a516b2956f9ccf2f743c33a2c9e","ref":"refs/heads/master","pushedAt":"2023-11-22T11:44:11.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[+] Restore cpp_demo example enabling newlib stub into common/system\n[+] Update helloworld example: speedup inititialization using memcpy, use common code","shortMessageHtmlLink":"[+] Restore cpp_demo example enabling newlib stub into common/system"}},{"before":"752dfbe47d80f1803d047ff9b89b3743243c61bb","after":"b4daf9462e03a5758d55bdfb8ac4d5039cf506bb","ref":"refs/heads/master","pushedAt":"2023-11-21T14:45:40.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[+] Update helloworld example to run it from ROM without SD controller\n[+] Add generic implementation of the boot-up code in common/system folder","shortMessageHtmlLink":"[+] Update helloworld example to run it from ROM without SD controller"}},{"before":"dc95b8fdaf86075e4b181c331f57ba3b1710b1a0","after":"752dfbe47d80f1803d047ff9b89b3743243c61bb","ref":"refs/heads/master","pushedAt":"2023-11-21T14:07:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"[+] Update elf2rawx utility implementing VMA2LMA transformation and support examples running from ROM without SD-controller","shortMessageHtmlLink":"[+] Update elf2rawx utility implementing VMA2LMA transformation and s…"}},{"before":"fe597f3dd5ac29766d13c0d349ea1a440473801c","after":"dc95b8fdaf86075e4b181c331f57ba3b1710b1a0","ref":"refs/heads/master","pushedAt":"2023-11-20T10:27:01.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"sergeykhbr","name":"Sergey","path":"/sergeykhbr","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14061675?s=80&v=4"},"commit":{"message":"Merge branch 'master' of https://github.com/sergeykhbr/riscv_vhdl","shortMessageHtmlLink":"Merge branch 'master' of <a href=\"https://github.com/sergeykhbr/riscv_vhdl\">https://github.com/sergeykhbr/riscv_vhdl</a>"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADz3osuAA","startCursor":null,"endCursor":null}},"title":"Activity · sergeykhbr/riscv_vhdl"}