{"payload":{"header_redesign_enabled":false,"results":[{"id":"45797714","archived":false,"color":"#b2b7f8","followers":583,"has_funding_file":false,"hl_name":"sergeykhbr/riscv_vhdl","hl_trunc_description":"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":45797714,"name":"riscv_vhdl","owner_id":14061675,"owner_login":"sergeykhbr","updated_at":"2023-12-21T10:54:51.923Z","has_issues":true}},"sponsorable":false,"topics":["debugger","qt","simulator","cpu","vhdl","riscv","systemc","soc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":353,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asergeykhbr%252Friscv_vhdl%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/sergeykhbr/riscv_vhdl/star":{"post":"Itt1W0CmfXXNafP4kWyxXiVmB6VViDMbRnUsJFIk-op3-o02lKXVBd3j1VUegwdzfhSnATBGnz9oJwJQb1e49Q"},"/sergeykhbr/riscv_vhdl/unstar":{"post":"HPJ8Ah6gbDUqnDUD5NNC-Srzd6_EAzu7rT9Phg0gbTAAl3vimnYSCyibwtBYh47Dubd-mdEuQ6YiRh__9MTekA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"idpMMbddQUtiLXF1_s0KXYAOqRO8E4JpMBzT8jWiqGSTRUCkHw3nIM6C1kWONa1yeBL11mHhmBRpYOFXKzZIwg"}}},"title":"Repository search results"}