{"payload":{"header_redesign_enabled":false,"results":[{"id":"581271632","archived":false,"color":"#adb2cb","followers":15,"has_funding_file":false,"hl_name":"tmeissner/gatemate_experiments","hl_trunc_description":"Experiments with Cologne Chip's GateMate FPGA architecture","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":581271632,"name":"gatemate_experiments","owner_id":1034175,"owner_login":"tmeissner","updated_at":"2023-11-16T14:12:49.675Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","verilog","ghdl","yosys","gatemate"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atmeissner%252Fgatemate_experiments%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/tmeissner/gatemate_experiments/star":{"post":"ug-b7C7Rroff5INf1doqrSULtFUGuwVO20i5knzKaO22AZkUioxfQWX560Gr8RusL6mgN79ebSUYZG0IDjusow"},"/tmeissner/gatemate_experiments/unstar":{"post":"8uqXKieQqG6xeSbH9BC0rSx4KiUXHw3gIadc2_0m3FUKZMM5owovM3-9BtTZyNYMVHUxiB4eDiknz84NgrWHPA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Nf6rGQfSbqwTjPmPL4om1lF-gZ3mhwyzbuo3giiUsIfTMrQSBGNyHB5vJtcUfOjQ4a5z7kYi3HpdqJu6Iahg4A"}}},"title":"Repository search results"}