{"payload":{"header_redesign_enabled":false,"results":[{"id":"1191536","archived":false,"color":"#b2b7f8","followers":14,"has_funding_file":false,"hl_name":"vsergeev/v8cpu","hl_trunc_description":"v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":1191536,"name":"v8cpu","owner_id":524033,"owner_login":"vsergeev","updated_at":"2018-02-24T18:21:24.201Z","has_issues":false}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":94,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Avsergeev%252Fv8cpu%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/vsergeev/v8cpu/star":{"post":"hMQnWp0u6PhHpLTC41wE9-NuNuVIqkMrKu77af5hRgM_C-ePLok1DzXnQtB6TD51dPFQxwbzTh4Sy_8YQsDYGQ"},"/vsergeev/v8cpu/unstar":{"post":"_yS5oZK1XGZFHVeLxb9KjY3WKajZ7QXdUnNnQbXnRsHToaU4BbWUFpP02JQlTwFQpfrqkOOT_BO7lGdC5J0CIg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"dshATmaxL1SC1VCzOVV4T5rqPSsylfU7F4bYpPeAvoBwGkhtjfgdTQ63_fA7BFxC1rhw07wuF_FwcpJNgYh9AQ"}}},"title":"Repository search results"}