{"payload":{"header_redesign_enabled":false,"results":[{"id":"146221089","archived":false,"color":"#b2b7f8","followers":30,"has_funding_file":false,"hl_name":"wd5gnr/verifla","hl_trunc_description":"Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":146221089,"name":"verifla","owner_id":2306451,"owner_login":"wd5gnr","updated_at":"2018-10-15T18:57:18.406Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","icestorm","lattice","ice40","icestick","max10","max1000"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awd5gnr%252Fverifla%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/wd5gnr/verifla/star":{"post":"yN5vgeXnY0mkNL2U1-gLLGoEZxqba5KtChE7FAWep8vI8g2vRh7OTV2IT0zHLYplxsFapIjYToqSitliXxGzjw"},"/wd5gnr/verifla/unstar":{"post":"hxIIqcBbsyVLi2ZtqFRmXVpGhBfo91T4lSFREeCCdKOsdZvNFwH0bmGChirRwF3n5qDxxelHum6m8ttpfq95Uw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4AO8PBnjgfbiGD2Q26slcW1NJcmUr7Ddys_vPEz_dj-LNnHZopthPyQSRUNtNsRwGZfkFfvFphmHYGJKdQCV_A"}}},"title":"Repository search results"}