Skip to content

antmicro/verilator

Error
Looks like something went wrong!

About

Verilator open-source SystemVerilog simulator and lint system

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Languages

  • C++ 45.9%
  • SystemVerilog 38.2%
  • Python 12.1%
  • C 2.6%
  • CMake 0.3%
  • Makefile 0.3%
  • Other 0.6%