We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Modular hardware build system
Python 1k 108
SiliconCompiler Design Gallery
Verilog 51 5
Hardware abstraction library
Verilog 29 5
Library of open source Process Design Kits (PDKs)
SourcePawn 48 7
Demo SoC for SiliconCompiler.
SystemVerilog 59 9
A configurable RTL to bitstream FPGA toolchain
Python 36 5
Library of FPGA architectures
Yosys Open SYnthesis Suite
Loading…
There was an error while loading. Please reload this page.