Skip to content
@chipsalliance

CHIPS Alliance

Common Hardware for Interfaces, Processors and Systems

CHIPS Alliance Logo

🔗 chipsalliance.org | 📫 info@chipsalliance.org

The CHIPS Alliance develops high-quality, open source hardware designs and tools relevant to ASICs and FPGAs. By creating an open and collaborative environment, CHIPS Alliance shares resources to lower the cost of development. Companies and individuals can work together to develop open source CPUs, various peripherals, and complex IP blocks, as well as open source hardware or software tools to accelerate the creation of more efficient and innovative chip designs.


The CHIPS Alliance hosts multiple open source Projects, which are Workgroups.

Popular repositories Loading

  1. chisel chisel Public

    Chisel: A Modern Hardware Design Language

    Scala 4.4k 637

  2. rocket-chip rocket-chip Public

    Rocket Chip Generator

    Scala 3.5k 1.2k

  3. verible verible Public

    Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server

    C++ 1.6k 250

  4. riscv-dv riscv-dv Public

    Random instruction generator for RISC-V processor verification

    Python 1.2k 353

  5. Cores-VeeR-EH1 Cores-VeeR-EH1 Public

    VeeR EH1 core

    SystemVerilog 893 231

  6. firrtl firrtl Public archive

    Flexible Intermediate Representation for RTL

    Scala 747 181

Repositories

Showing 10 of 110 repositories
  • rocket-chip Public

    Rocket Chip Generator

    Scala 3,537 1,180 250 64 Updated Sep 1, 2025
  • caliptra-ss Public

    HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.

    SystemVerilog 29 Apache-2.0 24 49 8 Updated Sep 1, 2025
  • caliptra-mcu-sw Public

    Caliptra MCU Software

    Rust 20 Apache-2.0 18 38 9 Updated Sep 1, 2025
  • Caliptra Public

    Caliptra IP and firmware for integrated Root of Trust block

    322 Apache-2.0 49 57 8 Updated Sep 1, 2025
  • verilator Public Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    C++ 40 LGPL-3.0 705 0 0 Updated Sep 1, 2025
  • riscv-vector-tests Public

    Unit tests generator for RVV 1.0

    Go 89 Apache-2.0 30 11 1 Updated Sep 1, 2025
  • t1 Public
    Scala 286 Apache-2.0 39 18 24 Updated Sep 1, 2025
  • i3c-core Public
    SystemVerilog 33 Apache-2.0 10 12 1 Updated Sep 1, 2025
  • sv-tests-results Public

    Output of the sv-tests runs.

    HTML 7 6 0 0 Updated Sep 1, 2025
  • caliptra-sw Public

    Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test

    Rust 126 Apache-2.0 66 174 77 Updated Aug 30, 2025