{"payload":{"header_redesign_enabled":false,"results":[{"id":"193496849","archived":false,"color":"#e4cc98","followers":7,"has_funding_file":false,"hl_name":"IFM-Ulm/ro-pr-fw","hl_trunc_description":"Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs","language":"Tcl","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":193496849,"name":"ro-pr-fw","owner_id":50103615,"owner_login":"IFM-Ulm","updated_at":"2020-04-01T15:32:06.423Z","has_issues":true}},"sponsorable":false,"topics":["fpga","zynq","publication","xilinx-fpga","zybo","hardware-security","puf","partial-reconfiguration","ring-oscillators","measurement-control"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":85,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AIFM-Ulm%252Fro-pr-fw%2B%2Blanguage%253ATcl","metadata":null,"csrf_tokens":{"/IFM-Ulm/ro-pr-fw/star":{"post":"-78-fn0hG06Ujn4vvT0rVyEKoMP0quLjw_CS7PrHW-qxs_plIK54k8fvABeGjn1Ez-Cc2A26lIpzCAgid8mVpA"},"/IFM-Ulm/ro-pr-fw/unstar":{"post":"xVZjCv2RDakMblmM_g3eOyfcUfjsTHtBoSoyLmU-_e8VobFLYmA5IhVe8ZXqMK1yTayGgyzOXRkeDHm0g98nVw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"VOImy80ZjJviGj906M67z0_GY30xRTLwq-Vd6KkGmEWfyO6HTZaOvYsFLeKJriTXyyPsyHP4Q7r7c84hWb2hgw"}}},"title":"Repository search results"}