{"payload":{"header_redesign_enabled":false,"results":[{"id":"321000047","archived":false,"color":"#3572A5","followers":111,"has_funding_file":false,"hl_name":"UCLA-VAST/RapidStream","hl_trunc_description":"[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.","language":"Python","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":321000047,"name":"RapidStream","owner_id":13878345,"owner_login":"UCLA-VAST","updated_at":"2022-12-20T03:11:13.383Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hls","routing","parallel","dataflow","vivado","placement"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":168,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AUCLA-VAST%252FRapidStream%2B%2Blanguage%253APython","metadata":null,"csrf_tokens":{"/UCLA-VAST/RapidStream/star":{"post":"zvul09DKxiWYNUmM0XmROlf1AcOAT4DqyFzRl_FHIMHbZ3-5I_EEXB9IVTNDB4mM8ZICqSXhfy3cHCpAKdEUeg"},"/UCLA-VAST/RapidStream/unstar":{"post":"h6TB5qSR5C9rk1aQ8wtgpiBueDaXOCSQQ2v-oE5rPVp4mAM2AqHmMt4ZVzXTumP-ksVDWljpt8SyjaeaDEHENA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"5QitgkvKpHd3zr-9N-EiyACjFeK5w3oQeT8jAozXvg8oq21KW4Ubyu2l42DlVl0Hmrywz0tTZfsSaUYfhYbLNg"}}},"title":"Repository search results"}