{"payload":{"header_redesign_enabled":false,"results":[{"id":"111006976","archived":false,"color":"#DA5B0B","followers":250,"has_funding_file":false,"hl_name":"f4pga/f4pga-arch-defs","hl_trunc_description":"FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.","language":"Jupyter Notebook","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":111006976,"name":"f4pga-arch-defs","owner_id":94862021,"owner_login":"f4pga","updated_at":"2024-06-10T10:46:43.982Z","has_issues":true}},"sponsorable":false,"topics":["python","toolchain","documentation","fpga","sphinx","primitives","verilog","synthesis","lattice","hdl","xilinx-fpga","ice40","artix7","artix","vpr","kintex7","architecture-definitions","verilog-simulator","symbiflow","verilog-simulations"],"type":"Public","help_wanted_issues_count":28,"good_first_issue_issues_count":9,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Af4pga%252Ff4pga-arch-defs%2B%2Blanguage%253A%2522Jupyter%2BNotebook%2522","metadata":null,"csrf_tokens":{"/f4pga/f4pga-arch-defs/star":{"post":"ZIBcp_vJx06JjgoMdigmisGrrlwhHP_ovjXPwnh_ym90ICfjIUjuJrv1_yz3C3ehTY8mhB31E_dTtmqfSF3VEw"},"/f4pga/f4pga-arch-defs/unstar":{"post":"8xhv-oioJ2uXOTZyCHuCrVh5Jo_-uBBYFJV9-3ujDNzjPoa6JJuNuVfyzNZBNL4xZm-NSvuXZtnft6ZqsucBdQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"kxkMtQi7NEK_kZ0EPKwOk24KMp39TXtLZ2y_oQWmG4zW_Ir87E6TZQzjlDKynRz1XZU2V01bvw1RLoISfvJ2kQ"}}},"title":"Repository search results"}