{"payload":{"header_redesign_enabled":false,"results":[{"id":"303693183","archived":false,"color":"#b2b7f8","followers":33,"has_funding_file":false,"hl_name":"fredrequin/verilator_xilinx","hl_trunc_description":"Re-coded Xilinx primitives for Verilator use","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":303693183,"name":"verilator_xilinx","owner_id":44544772,"owner_login":"fredrequin","updated_at":"2024-03-01T14:09:18.371Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","xilinx-fpga","verilator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afredrequin%252Fverilator_xilinx%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/fredrequin/verilator_xilinx/star":{"post":"qdVIZcGRIYKj3w74cgNs636vNqt6wa6QY6dVHC0swgwtd98-L7MWwCSriTkFlCTcujNJ_6l72x27kkrf-JgypQ"},"/fredrequin/verilator_xilinx/unstar":{"post":"GRnscJYBYMrzXtttaMnAFuRO3C02fyQW3J-xVCjnszDSdpJTwY5BxLmJNyc7BNzPo_X_M8vaLtKalsHgu_pQIA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UrHA6A4UyTKxk8jgg0xWDjT4IW6C5WE_l59--lE6-xFBA8lkQ5OrpXemJMA1utvUOrexf8AppZVFNL10Fidvvg"}}},"title":"Repository search results"}