{"payload":{"header_redesign_enabled":false,"results":[{"id":"130536678","archived":false,"color":"#b2b7f8","followers":94,"has_funding_file":false,"hl_name":"nxbyte/ARM-LEGv8","hl_trunc_description":"Verilog Implementation of an ARM LEGv8 CPU","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":130536678,"name":"ARM-LEGv8","owner_id":3514447,"owner_login":"nxbyte","updated_at":"2018-10-03T02:19:46.216Z","has_issues":true}},"sponsorable":false,"topics":["arm","verilog","xilinx","isa","vivado","hazard-detection","ldr","pipeline-cpu","single-cycle","hennessy","patterson","legv8-arm","multi-cycle","arm-legv8-simulator","forwarding-unit"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Anxbyte%252FARM-LEGv8%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/nxbyte/ARM-LEGv8/star":{"post":"ZDR8hZchAIzi73lt-PU7l84dDwcX_F-hfTL9b51Af-xGBIw5hpBcq0ZBQpGotOWU5rcy3G9QmUO24wv59PBZSg"},"/nxbyte/ARM-LEGv8/unstar":{"post":"pRCcNo5U7v7JZUV3NdXV2dtHc3cRItV-w9x06Zd26YeHh8S2RvNRkECKq2eHDCF5aIBTHzlfNsK8PP-WzwHmRQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"PLYX3EOEPC3q2OIcBtu9VFrf2GW27wk0qCNjtMV8YxBia2npXPtk1FySv7cQgLDPqQ4xo46dwmYDK8BW6YOffw"}}},"title":"Repository search results"}