{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"Coyote","owner":"fpgasystems","isFork":false,"description":"Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms.","allTopics":["fpga","tcp","service","amd","gpu","virtualization","rdma","xilinx-fpga","hbm"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":8,"starsCount":188,"forksCount":54,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-03T14:35:48.546Z"}},{"type":"Public","name":"loadbalancer","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-22T10:48:09.875Z"}},{"type":"Public","name":"Coyote-CIRCT","owner":"fpgasystems","isFork":false,"description":"Deploy CIRCT generated circuits with a streaming abstraction (circt-stream) effortlessly through Coyote.","allTopics":["fpga","hls","coyote","mlir","circt","circt-stream"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-11T13:49:55.821Z"}},{"type":"Public","name":"davos","owner":"fpgasystems","isFork":false,"description":"Distributed Accelerator OS","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":4,"starsCount":58,"forksCount":28,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-04-06T12:01:56.646Z"}},{"type":"Public","name":"bit_serial_kmeans","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-03-19T11:11:39.760Z"}},{"type":"Public","name":"Distributed-DecisionTrees","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":4,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-12-13T13:08:21.631Z"}},{"type":"Public","name":"dma-driver","owner":"fpgasystems","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":18,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-12-09T00:06:40.206Z"}},{"type":"Public","name":"DecisionTrees","owner":"fpgasystems","isFork":false,"description":"Decision Trees Inference","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":12,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-04-25T14:07:29.021Z"}}],"repositoryCount":8,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}