Search results

Exception: Synthesis failed, no bitfile found.

bugSomething isn't workingSomething isn't working

Status: Open.

#1368 In Xilinx/finn;

· Andy4Worc opened on Jun 17, 2025

permission denied for creating mount space when trying to ./run-docker.sh quickstart

bugSomething isn't workingSomething isn't working

Status: Open.

#1363 In Xilinx/finn;

· BowenKwan opened on Jun 10, 2025

IndexError: list index (1) out of range

bugSomething isn't workingSomething isn't working

Status: Open.

#1323 In Xilinx/finn;

· zsrabbani opened on Apr 23, 2025

step syntheisze bitfile doesn't finish

bugSomething isn't workingSomething isn't working

Status: Open.

#1320 In Xilinx/finn;

· Thomastw123 opened on Apr 12, 2025

Simulation of HLS MVAU with URAM for UltraScale devices returns invalid values

bugSomething isn't workingSomething isn't working

Status: Open.

#1312 In Xilinx/finn;

· auphelia opened on Apr 1, 2025

[VitisLink] Unsupported bitwidth 4096 when linking multiple StreamingDataflowPartitions together

bugSomething isn't workingSomething isn't working

Status: Open.

#1276 In Xilinx/finn;

· bwintermann opened on Feb 11, 2025

MobileNetV1 - "size of variable 'srl' is too large to handle" from Q_srl.v at step "step_out_of_context_synthesis"

bugSomething isn't workingSomething isn't working

Status: Open.

#1260 In Xilinx/finn;

· kalahel opened on Jan 10, 2025

Issue with ResNet18 Context Synthesis Step 16/19 in FINN - Possible BRAM, CPU RAM or FPGA Size Limitation?

bugSomething isn't workingSomething isn't working

Status: Open.

#1256 In Xilinx/finn;

· omarghoneim3 opened on Jan 7, 2025

Pynq ZU Support for TFC end2end example

enhancementNew feature or requestNew feature or request

Status: Open.

#1228 In Xilinx/finn;

· BrandonPanuccio opened on Nov 13, 2024

Error on run-docker.sh on dev branch : Unable to find image 'xilinx/finn:v0.10.1-84-g45a4e4af-dirty.xrt_202220.2.14.354_22.04-amd64-xrt

bugSomething isn't workingSomething isn't working

Status: Open.

#1223 In Xilinx/finn;

· kalahel opened on Nov 4, 2024

Vitis HLS synthesis front-end OOM crash for some MVAU configs

bugSomething isn't workingSomething isn't working

Status: Open.

#1214 In Xilinx/finn;

· fpjentzsch opened on Oct 15, 2024

Data Mismatch in Default FINN FPGA Flow Tutorial Using MNIST Numerals Example

bugSomething isn't workingSomething isn't working

Status: Open.

#1211 In Xilinx/finn;

· prospersu opened on Oct 10, 2024