Skip to content

Issues: llvm/circt

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

755 Open 1,476 Closed
755 Open 1,476 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[FIRRTL] Assertion failure on grand central when running with -debug
#8516 opened May 24, 2025 by uenoku
[LLHD] Deseq mistakenly marks icmp ne %false, %false as poison bug Something isn't working LLHD
#8512 opened May 23, 2025 by fabianschuiki
[FIRRTL] InjectDUTHierarchy Creates Names that Conflict with ExtModule Defnames bug Something isn't working FIRRTL Involving the `firrtl` dialect
#8508 opened May 22, 2025 by seldridge
[Scheduling] Problem understanding incomingDelay and outgoingDelay in a simple example. Scheduling
#8506 opened May 22, 2025 by leothaud
[HWArith] Does it make sense to add an arithmetic negation unary op?
#8493 opened May 19, 2025 by qobilidop
[Seq.FIFO] Incorrect FIFO state machine? Seq Involving the `seq` dialect
#8490 opened May 18, 2025 by were
6
[arcilator] Add functionality to the arcilator runtime library Arc Involving the `arc` dialect
#8484 opened May 15, 2025 by fzi-hielscher
[MooreToCore] Lower exponentiation to math.ipowi good first issue Good for newcomers Moore
#8476 opened May 12, 2025 by fabianschuiki
[ImportVerilog] Union type in call
#8471 opened May 8, 2025 by jpienaar
1
[FIRRTL][LowerToHW] use-before-def with inline layer bug Something isn't working FIRRTL Involving the `firrtl` dialect
#8461 opened May 2, 2025 by seldridge
@rwy7
4
[firtool] Error while preserving aggregates (op using value defined outside the region)
#8450 opened Apr 28, 2025 by tymcauley
1
[Complation]: Failed to compile FIRRTL to Verilog in some cases.
#8441 opened Apr 24, 2025 by Siudya
3
[ImportVerilog] inside expression only support simple bit vectors ImportVerilog
#8440 opened Apr 24, 2025 by fabianschuiki
[ImportVerilog] Request to expose a SystemVerilog Top in FIRRTL
#8429 opened Apr 19, 2025 by sequencer
[hlstool] noAlwaysComb lowering option does not seem to work with hlstool
#8406 opened Apr 10, 2025 by thoughtpolice
2
[FIRRTL] Remove lowerToBind from the FIRRTL Instance Op FIRRTL Involving the `firrtl` dialect
#8386 opened Apr 2, 2025 by rwy7
@rwy7
[FIRRTL] Crash with fstring type on port
#8382 opened Apr 2, 2025 by uenoku
[FIRRTL] Instance Choices with Layers Error Out bug Something isn't working
#8353 opened Mar 27, 2025 by seldridge
1
[Python] Add bindings for pipeline dialect Pipeline Python Python bindings
#8335 opened Mar 20, 2025 by teqdruid
[ImportVerilog] Support Delay control
#8334 opened Mar 20, 2025 by GlowingScrewdriver
[MooreToCore] Support for StringType from moore to llvm dialect
#8332 opened Mar 20, 2025 by ChenXo0
[Feature Request][SMT] SMTLib2 parser to SMT Dialect
#8328 opened Mar 19, 2025 by sequencer
[OM] Remove Map and Tuple support. enhancement New feature or request OM Object Model
#8324 opened Mar 17, 2025 by mikeurbach
Move Vivado Mitigations to be ifdef-guarded
#8310 opened Mar 10, 2025 by seldridge
[MooreToCore] Support for Unsized Array Type
#8292 opened Mar 4, 2025 by chenbo-again
5
ProTip! Follow long discussions with comments:>50.