forked from zephyrproject-rtos/hal_microchip
-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathpic32cxsgpinctrl.py
288 lines (218 loc) · 8.39 KB
/
pic32cxsgpinctrl.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
# Copyright (c) 2022 Gerson Fernando Budke <nandojve@gmail.com>
# Copyright (c) 2024 Microchip
# SPDX-License-Identifier: Apache-2.0
"""
Utility to autogenerate pinctrl definitions.
Usage::
python3 pic32pinctrl.py [-i /path/to/configs] [-o /path/to/include]
python pic32pinctrl.py -i ../pinconfig -o ../include
py pic32pinctrl.py -i ../pinconfig -o ../include
"""
import argparse
from collections import OrderedDict
from pathlib import Path
import re
from natsort import natsorted
import yaml
REPO_ROOT = Path(__file__).absolute().parents[1]
"""Repository root."""
HEADER = """/*
* Autogenerated file
*
* SPDX-License-Identifier: Apache-2.0
*/
"""
"""Header for the generated files."""
EXCEPTION = """
/*
* WARNING: this variant has package exception.
*
* Read datasheet topics related to I/O Multiplexing and Considerations or
* Peripheral Signal Multiplexing on I/O Lines for more information.
*/
"""
def get_header_fname(serie, variant, revision):
"""Get header file name.
Args:
family: Microchip PIC32cxsg family.
serie: Series.
variant: Variant information.
Returns:
Header file name.
"""
sufix = ""
if revision:
sufix = f"X{revision}"
return f"pic32{serie}{variant}{sufix}-pinctrl.h"
def get_port_pin(pin_name):
"""Obtain port and pin number from a pin name
Args:
pin_name: Pin name, e.g. PA0
Returns:
Port and pin, e.g. A, 0.
"""
m = re.match(r"P([A-Z])(\d+)", pin_name.upper())
if not m:
raise ValueError(f"Unexpected pin name: {pin_name}")
return m.group(1), str(int(m.group(2)))
def write_gpio_function(f, port, pin_num, fmap, function):
f.write(f"\n/* p{port.lower()}{pin_num}_{function.lower()} */\n")
define = f"#define P{port.upper()}{pin_num.upper()}_{function.upper()}"
define_val = f"{fmap}({port.lower()}, {pin_num}, {function.lower()}, " \
f"{function.lower()})"
f.write(f"{define} \\\n\t{define_val}\n")
def write_wakeup_function(f, port, pin_num, pinmux, periph,
signal, fmap, function):
f.write(f"\n/* p{port.lower()}{pin_num}{pinmux}_{periph}_{signal} "
f"*/\n")
define = f"#define P{port.upper()}{pin_num.upper()}" \
f"{pinmux.upper()}_{periph.upper()}_{signal.upper()}"
define_val = f"{fmap}({port.lower()}, {pin_num}, " \
f"{signal.lower()}, {function.lower()})"
f.write(f"{define} \\\n\t{define_val}\n")
def write_periph_function(f, port, pin_num, pinmux, periph,
signal, fmap, function):
f.write(f"\n/* p{port.lower()}{pin_num}{pinmux}_{periph}_{signal} "
f"*/\n")
define = f"#define P{port.upper()}{pin_num.upper()}" \
f"{pinmux.upper()}_{periph.upper()}_{signal.upper()}"
define_val = f"{fmap}({port.lower()}, {pin_num}, " \
f"{pinmux.lower()}, {function.lower()})"
f.write(f"{define} \\\n\t{define_val}\n")
def generate_microchip_pic32_header(outdir, family, fmap, serie,
variant, pin_cfgs, revision):
"""Generate Microchip PIC32 header with pin configurations.
Args:
outdir: Output base directory.
family: Microchip PIC32 family.
fmap: Function to map pinctrl.
series: MCU Series.
variant: Variant information.
pin_cfgs: Pin configurations.
"""
ofname = outdir / get_header_fname(serie, variant["pincode"], revision)
with open(ofname, "w") as f:
f.write(HEADER)
f.write(f'\n{"#include <dt-bindings/pinctrl/microchip_pic32cxsg_pinctrl.h>"}\n')
if len(variant) > 2:
if variant["exception"]:
f.write(EXCEPTION)
for port, pin_num, pinmux, periph, signal, function in pin_cfgs:
if function in ["gpio", "lpm"]:
write_gpio_function(f, port, pin_num, fmap, function)
continue
if function in ["wakeup"]:
write_wakeup_function(f, port, pin_num, pinmux, periph,
signal, fmap, function)
continue
write_periph_function(f, port, pin_num, pinmux, periph,
signal, fmap, function)
def build_microchip_pic32_gpio_sets(pin_cfgs, pin):
"""Build Microchip PIC32 pin configurations sets.
Args:
pins: Pins description.
Returns:
Dictionary with pins configuration.
"""
port, pin_num = get_port_pin(pin)
new_item = (port, pin_num, "a", "gpio", "gpio", "gpio")
if new_item not in pin_cfgs:
pin_cfgs.append(new_item)
def build_microchip_pic32_sets(pin_cfgs, pin, pin_lst, serie, variant, function):
"""Build Microchip PIC32 pin configurations sets.
Args:
serie: MCU Serie.
variant: Variant information.
pins: Pins description.
Returns:
Dictionary with pins configuration.
"""
if len(pin_lst[0]) > 0:
for pinmux, periph, signal, *excludes in pin_lst:
if len(excludes) > 0:
if serie in excludes[0]:
continue
if variant["pincode"] in excludes[0]:
continue
port, pin_num = get_port_pin(pin)
pin_cfgs.append((port, pin_num, pinmux, periph, signal, function))
def build_microchip_pic32_pin_cfgs(serie, variant, pins):
"""Build Microchip PIC32 pin configurations.
Args:
serie: MCU Serie.
variant: Variant information.
pins: Pins description.
Returns:
Dictionary with pins configuration.
"""
pin_cfgs = []
pins = OrderedDict(natsorted(pins.items(), key=lambda kv: kv[0]))
for pin, pin_cfg in pins.items():
if variant["pincode"] not in pin_cfg["pincodes"]:
continue
build_microchip_pic32_gpio_sets(pin_cfgs, pin)
if "periph" in pin_cfg.keys():
build_microchip_pic32_sets(pin_cfgs, pin, pin_cfg["periph"],
serie, variant, "periph")
if "extra" in pin_cfg.keys():
build_microchip_pic32_sets(pin_cfgs, pin, pin_cfg["extra"],
serie, variant, "extra")
if "system" in pin_cfg.keys():
build_microchip_pic32_sets(pin_cfgs, pin, pin_cfg["system"],
serie, variant, "system")
if "lpm" in pin_cfg.keys():
build_microchip_pic32_sets(pin_cfgs, pin, pin_cfg["lpm"],
serie, variant, "lpm")
if "wakeup" in pin_cfg.keys():
build_microchip_pic32_sets(pin_cfgs, pin, pin_cfg["wakeup"],
serie, variant, "wakeup")
return pin_cfgs
def main(indir, outdir) -> None:
"""Entry point.
Args:
indir: Directory with pin configuration files.
outdir: Output directory
"""
if outdir.exists():
for entry in outdir.glob("pic32*-pinctrl.h"):
entry.unlink()
else:
outdir.mkdir()
for entry in indir.iterdir():
if not entry.is_file() or entry.suffix not in (".yml", ".yaml"):
continue
config = yaml.load(open(entry), Loader=yaml.Loader)
model = config["model"]
family = config["family"]
fmap = config["map"]
series = config["series"]
variants = config["variants"]
has_rev = "revisions" in config.keys()
pins = config["pins"]
if model == "microchip,pic32":
for serie in series:
for variant in [v for v in variants if serie in v["series"]]:
pin_cfgs = build_microchip_pic32_pin_cfgs(serie, variant, pins)
rev = config["revisions"].get(serie) if has_rev else None
generate_microchip_pic32_header(outdir, family, fmap, serie,
variant, pin_cfgs, rev)
else:
raise ValueError(f"Unexpected model: {model}")
if __name__ == "__main__":
parser = argparse.ArgumentParser()
parser.add_argument(
"-i",
"--indir",
type=Path,
default=REPO_ROOT / "pinconfigs",
help="Directory with pin configuration files",
)
parser.add_argument(
"-o",
"--outdir",
type=Path,
default=REPO_ROOT / "include" / "dt-bindings" / "pinctrl",
help="Output directory",
)
args = parser.parse_args()
main(args.indir, args.outdir)