-
Notifications
You must be signed in to change notification settings - Fork 40
/
Copy pathmethod_bitwise_compl.sv
262 lines (242 loc) · 8.04 KB
/
method_bitwise_compl.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.5.15
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================
//==============================================================================
//
// Module: A ()
//
module A // "top_inst"
(
input logic clk
);
// Variables generated for SystemC signals
logic [7:0] u8s;
logic [7:0] u8vs;
logic [31:0] u32s;
logic [31:0] u32vs;
logic [7:0] b8s;
logic [60:0] b61s;
logic signed [7:0] crs;
logic [31:0] uns;
logic signed [9:0] i10s;
logic signed [63:0] bi64s;
logic [39:0] bu40s;
//------------------------------------------------------------------------------
// Method process: signed_in_concat (test_bitwise_compl.cpp:75:5)
always_comb
begin : signed_in_concat // test_bitwise_compl.cpp:75:5
logic [31:0] u;
logic [15:0] u1;
logic [15:0] u2;
logic signed [15:0] i1;
logic [31:0] b;
logic [15:0] b1;
logic [15:0] b2;
logic signed [15:0] b3;
u = 0;
u1 = 1;
u2 = 'h2;
i1 = 1;
b = 0;
b1 = 1;
b2 = 'h2;
b3 = -2'sh1;
u = {u1, 16'(i1 + u2)};
`ifndef INTEL_SVA_OFF
assert (u == 'h10003) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
u = {u1, 16'(i1 + u2)};
`ifndef INTEL_SVA_OFF
assert (u == 'h10003) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
b = {b1, signed'({1'b0, b2}) + 1};
`ifndef INTEL_SVA_OFF
assert (b == 'h3) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
b = {b1, 8'(signed'({1'b0, b2}) + b3)};
`ifndef INTEL_SVA_OFF
assert (b == 'h101) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
end
//------------------------------------------------------------------------------
// Method process: bitwise_in_concat (test_bitwise_compl.cpp:105:5)
always_comb
begin : bitwise_in_concat // test_bitwise_compl.cpp:105:5
logic [15:0] u;
logic [15:0] u1;
logic [15:0] u2;
logic [15:0] u3;
logic [15:0] b2;
logic [15:0] b3;
u = 0;
u1 = 1;
u2 = 'h2;
u3 = 1;
b2 = 'h2;
b3 = 1;
u = {u1[2 : 0], 3'(u2[2 : 0] & ~u3[2 : 0])};
`ifndef INTEL_SVA_OFF
assert (u == 10) else $error("Assertion failed at test_bitwise_compl.cpp:120:9");
`endif // INTEL_SVA_OFF
u = {u1[2 : 0], signed'({1'b0, b2[2 : 0]}) & ~b3[2 : 0]};
`ifndef INTEL_SVA_OFF
assert (u == 18) else $error("Assertion failed at test_bitwise_compl.cpp:124:9");
`endif // INTEL_SVA_OFF
u = {u1[2 : 0], 3'(signed'({1'b0, b2[2 : 0]}) & ~b3[2 : 0])};
`ifndef INTEL_SVA_OFF
assert (u == 10) else $error("Assertion failed at test_bitwise_compl.cpp:128:9");
`endif // INTEL_SVA_OFF
end
//------------------------------------------------------------------------------
// Method process: bool_bitwise (test_bitwise_compl.cpp:133:5)
always_comb
begin : bool_bitwise // test_bitwise_compl.cpp:133:5
logic u1;
logic [6:0] u7;
logic d0;
logic d1;
logic d2;
logic d3;
logic [3:0] d;
logic [4:0] u5;
u1 = 1;
u1 = ~u1;
u7 = 11;
d0 = ~u7[0];
d1 = ~u7[1];
d2 = ~u7[2];
d3 = ~u7[3];
d = {1'(d3), 1'(d2), 1'(d1), 1'(d0)};
u5 = ~u7[4 : 0];
`ifndef INTEL_SVA_OFF
assert (u1 == 0) else $error("Assertion failed at test_bitwise_compl.cpp:154:9");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (d == 4) else $error("Assertion failed at test_bitwise_compl.cpp:155:9");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (u5 == 'h14) else $error("Assertion failed at test_bitwise_compl.cpp:156:9");
`endif // INTEL_SVA_OFF
end
//------------------------------------------------------------------------------
// Method process: sign_bitwise (test_bitwise_compl.cpp:159:5)
always_comb
begin : sign_bitwise // test_bitwise_compl.cpp:159:5
logic signed [9:0] i10;
logic signed [63:0] bi64;
logic [39:0] bu40;
i10 = -4'sd7;
bi64 = ~i10;
bu40 = ~(i10 + 1);
`ifndef INTEL_SVA_OFF
assert (i10 == -4'sd7) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (bi64 == 6) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (bu40 == 5) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
i10s = i10;
bi64s = bi64;
bu40s = bu40;
end
//------------------------------------------------------------------------------
// Method process: uint_bitwise (test_bitwise_compl.cpp:176:5)
always_comb
begin : uint_bitwise // test_bitwise_compl.cpp:176:5
logic [7:0] u8;
logic [31:0] u32;
logic [31:0] u32a;
u8 = ~8'd128;
u32 = ~8'd128;
u32a = u8;
u8s = ~8'd128;
u8vs = u8;
u32s = ~8'd128;
u32vs = u32;
`ifndef INTEL_SVA_OFF
assert (u8 == 'h7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (u32 == 32'hFFFFFF7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (u32a == 'h7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
end
//------------------------------------------------------------------------------
// Method process: biguint_bitwise (test_bitwise_compl.cpp:195:5)
always_comb
begin : biguint_bitwise // test_bitwise_compl.cpp:195:5
logic [7:0] b8a;
logic [7:0] b8b;
logic [7:0] b8;
logic [8:0] b9;
logic [60:0] b61;
b8a = 128;
b8b = 128;
b8 = 0;
b9 = 0;
b8 = ~b8a;
b9 = ~b8a;
b8 = ~b8b;
b9 = ~b8b;
b61 = ~b8b;
b8s = ~b8b;
b61s = ~b8b;
`ifndef INTEL_SVA_OFF
assert (b8 == 'h7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (b9 == 'h17F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (b61 == 61'h1FFFFFFFFFFFFF7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
end
//------------------------------------------------------------------------------
// Method process: unsigned_bitwise (test_bitwise_compl.cpp:221:6)
always_comb
begin : unsigned_bitwise // test_bitwise_compl.cpp:221:6
logic signed [7:0] cr;
integer unsigned un;
cr = ~128;
un = ~128;
crs = ~128;
uns = ~128;
`ifndef INTEL_SVA_OFF
assert (cr == 'h7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
`ifndef INTEL_SVA_OFF
assert (un == 32'hFFFFFF7F) else $error("Assertion failed at test_bitwise_compl.cpp:72:24>");
`endif // INTEL_SVA_OFF
end
`ifndef INTEL_SVA_OFF
sctAssertLine57 : assert property (
@(posedge clk) 1 |-> u8s == 'h7F );
sctAssertLine58 : assert property (
@(posedge clk) 1 |-> u8vs == 'h7F );
sctAssertLine59 : assert property (
@(posedge clk) 1 |-> u32s == 32'hFFFFFF7F );
sctAssertLine60 : assert property (
@(posedge clk) 1 |-> u32vs == 32'hFFFFFF7F );
sctAssertLine62 : assert property (
@(posedge clk) 1 |-> b8s == 'h7F );
sctAssertLine63 : assert property (
@(posedge clk) 1 |-> b61s == 61'h1FFFFFFFFFFFFF7F );
sctAssertLine65 : assert property (
@(posedge clk) 1 |-> crs == 'h7F );
sctAssertLine66 : assert property (
@(posedge clk) 1 |-> uns == 32'hFFFFFF7F );
sctAssertLine68 : assert property (
@(posedge clk) 1 |-> i10s == -4'sd7 );
sctAssertLine69 : assert property (
@(posedge clk) 1 |-> bi64s == 6 );
sctAssertLine70 : assert property (
@(posedge clk) 1 |-> bu40s == 5 );
`endif // INTEL_SVA_OFF
endmodule