一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
-
Updated
Sep 15, 2023 - Bluespec
#
bluespec-systemverilog
Here are 19 public repositories matching this topic...
HDL support for VS Code
ctags vscode verilog vivado systemverilog icarus-verilog modelsim hacktoberfest verilog-hdl iverilog bluespec-systemverilog verilator language-server-client systemverilog-support svls
-
Updated
Mar 23, 2025 - TypeScript
Bluespec System Verilog language extension for Visual Studio Code
-
Updated
May 11, 2018 - Bluespec
Bluespec SystemVerilog extension for VS Code
-
Updated
Feb 6, 2024 - Bluespec
Bluespec SystemVerilog Package for Sublime Text
-
Updated
Sep 15, 2015
Forth CPU J1 in Bluespec SystemVerilog (BSV)
-
Updated
Apr 30, 2023 - Verilog
Domain Specific Hardware Accelerators - VLSI CAD Project
processor-architecture ram hardware processor bus bluespec hardware-designs vlsi hardware-acceleration vlsi-physical-design bluespec-systemverilog processor-design vector-processor vlsi-design bluespec-systemverilog-language vlsi-cad
-
Updated
Jan 11, 2021 - Bluespec
Quark is a single cycle RV32I RISC-V core, The RTL is written in BlueSpec System Verilog (BSV)
-
Updated
Jun 9, 2024 - Bluespec
CMake modules for building Bluespec targets
-
Updated
Feb 19, 2025 - CMake
🐋Docker for Bluespec SystemVerilog (BSV) on WSL2, compatible with WangXuan95/BSV_Tutorial_cn.
-
Updated
Jan 8, 2025 - Dockerfile
Bluespec implementation of PG routing algorithm on a network on chip running a SMIPS
-
Updated
Jul 6, 2017 - Bluespec
A collection of activation functions implemented in Bluespec for integration with hardware designs, ensuring IEEE 754 compliance
hardware vhdl verilog bluespec systemverilog hdl bluespec-systemverilog cordic cordic-algorithm bluespec-systemverilog-language
-
Updated
Dec 11, 2023 - Verilog
Implementação do protocolo TCP para a disciplina de Redes de Computadores da Universidade Federal de São Carlos - UFSCar
-
Updated
Nov 5, 2018 - C++
Bluespec System Verilog syntax highlighting for Notepad++
syntax-highlighting bluespec notepad-plus-plus bluespec-systemverilog bluespec-systemverilog-language
-
Updated
Jun 27, 2023
Wishbone/Bluespec Systemverilog Transactors
-
Updated
Feb 16, 2023 - Verilog
To toy around with Bluespec-SystemVerilog and my Basys3 board
-
Updated
Jan 29, 2018 - Bluespec
Hardware implementation of floating point unit (IEEE-754 compliant) for RISC-V architecture
-
Updated
Dec 20, 2019 - Bluespec
Learning bluespec with bunch of tutorials and example codes
-
Updated
May 28, 2024 - Bluespec
Improve this page
Add a description, image, and links to the bluespec-systemverilog topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the bluespec-systemverilog topic, visit your repo's landing page and select "manage topics."