This is an implementation of an SPI master that is controlled via an AXI bus. It has FIFOs for transmitting and receiving data. It supports both the normal SPI mode and QPI mode with 4 data lines. This IP was written for the use in the PULP platform.
forked from pulp-platform/axi_spi_master
-
Notifications
You must be signed in to change notification settings - Fork 0
License
cjiangchang/axi_spi_master
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published
Languages
- SystemVerilog 100.0%