Popular repositories Loading

1. cml-cgra cml-cgra Public

   ASU CGRA

   C++ 9 4

2. ASIC-Design ASIC-Design Public

   Digital signal processing that can minimize the bit-rate without degradation in the signal quality is highly desirable. In telecommunication, speech compression is one of the main application where…

   Tcl 5 3

3. Pyverilog-1 Pyverilog-1 Public

   Forked from PyHDI/Pyverilog

   Python-based Hardware Design Processing Toolkit for Verilog HDL

   Python 3 2

4. verilog verilog Public

   Forked from lushl9301/verilog

   VHDL 2 1

5. MAESTRO MAESTRO Public

   An analytical cost model of DNN Dataflows (http://synergy.ece.gatech.edu/tools/maestro/)

   C++ 2 9

6. combinational-bnn combinational-bnn Public

   Forked from EEESlab/combinational-bnn

   System Verilog code describing a fully combinational binarized neural network.

   SystemVerilog 2