-
Notifications
You must be signed in to change notification settings - Fork 0
Verilog is a Hardware Description Language; a textual format for describing electronic circuits and systems. Applied to electronic design, Verilog is intended to be used for verification through simulation, for timing analysis, for test analysis (testability analysis and fault grading) and for logic synthesis.
Sahil280599/Verilog-Programming
ErrorLooks like something went wrong!
About
Verilog is a Hardware Description Language; a textual format for describing electronic circuits and systems. Applied to electronic design, Verilog is intended to be used for verification through simulation, for timing analysis, for test analysis (testability analysis and fault grading) and for logic synthesis.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published