Skip to content

ilyajob05/verilog_modules

Error
Looks like something went wrong!

About

verilog modules

Topics

synchronization fpga i2c memory timer verilog spi xilinx uart usart 7-segment xilinx-fpga nexys4 pll rmii nexys-4-spartan-3e nexys4-board

Resources

Readme

License

MIT license
Activity

Stars

13 stars

Watchers

0 watching

Forks

1 fork
Report repository

Releases

No releases published

Packages

No packages published

Languages