Skip to content

This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, SystemVerilog, and SVA. The main objectives included designing modules compliant with industry standards such as APB (Advanced Peripheral Bus), memory systems, and systolic matrix multiplication.

Notifications You must be signed in to change notification settings

Noamv7/Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification

Error
Looks like something went wrong!

About

This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, SystemVerilog, and SVA. The main objectives included designing modules compliant with industry standards such as APB (Advanced Peripheral Bus), memory systems, and systolic matrix multiplication.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published