Skip to content

Commit 097fa30

Browse files
committed
Remove special cases. Rely on DAG simplification
Signed-off-by: John Lu <John.Lu@amd.com>
1 parent 07ed920 commit 097fa30

File tree

1 file changed

+2
-9
lines changed

1 file changed

+2
-9
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 2 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -4160,15 +4160,8 @@ SDValue AMDGPUTargetLowering::performSraCombine(SDNode *N,
41604160
Hi = DAG.getFreeze(Hi);
41614161
SDValue HiShift = DAG.getNode(ISD::SRA, SL, MVT::i32, Hi,
41624162
DAG.getConstant(31, SL, MVT::i32));
4163-
SDValue LoShift;
4164-
4165-
if (RHSVal == 63)
4166-
LoShift = HiShift;
4167-
else if (RHSVal == 32)
4168-
LoShift = Hi;
4169-
else
4170-
LoShift = DAG.getNode(ISD::SRA, SL, MVT::i32, Hi,
4171-
DAG.getConstant(RHSVal - 32, SL, MVT::i32));
4163+
SDValue LoShift = DAG.getNode(ISD::SRA, SL, MVT::i32, Hi,
4164+
DAG.getConstant(RHSVal - 32, SL, MVT::i32));
41724165

41734166
SDValue BuildVec = DAG.getBuildVector(MVT::v2i32, SL, {LoShift, HiShift});
41744167
return DAG.getNode(ISD::BITCAST, SL, MVT::i64, BuildVec);

0 commit comments

Comments
 (0)