Skip to content

[AArch64] Fix APAS instructions to disassemble to self not to SYS alias #142211

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jun 2, 2025
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 0 additions & 1 deletion llvm/lib/Target/AArch64/AArch64InstrFormats.td
Original file line number Diff line number Diff line change
Expand Up @@ -1817,7 +1817,6 @@ class APASI : SimpleSystemI<0, (ins GPR64:$Xt), "apas", "\t$Xt">, Sched<[]> {
bits<5> Xt;
let Inst{20-5} = 0b0111001110000000;
let Inst{4-0} = Xt;
let DecoderNamespace = "APAS";
}

// Hint instructions that take both a CRm and a 3-bit immediate.
Expand Down
10 changes: 5 additions & 5 deletions llvm/test/MC/Disassembler/AArch64/armv9.6a-rme-gpc3.txt
Original file line number Diff line number Diff line change
Expand Up @@ -9,10 +9,10 @@
[0xa3,0x21,0x3e,0xd5]
[0xa4,0x21,0x1e,0xd5]

# CHECK: sys #6, c7, c0, #0, x0
# CHECK-NEXT: sys #6, c7, c0, #0, x1
# CHECK-NEXT: sys #6, c7, c0, #0, x2
# CHECK-NEXT: sys #6, c7, c0, #0, x17
# CHECK-NEXT: sys #6, c7, c0, #0, x30
# CHECK: apas x0
# CHECK-NEXT: apas x1
# CHECK-NEXT: apas x2
# CHECK-NEXT: apas x17
# CHECK-NEXT: apas x30
# CHECK-NEXT: mrs x3, GPCBW_EL3
# CHECK-NEXT: msr GPCBW_EL3, x4
Loading