- Dublin, Ireland
-
13:23
- 1h ahead - in/htmos6
Pinned Loading
-
Quality-of-Service-Based-Queuing
Quality-of-Service-Based-Queuing PublicTo optimize QoS, a queuing algorithm was implemented using Verilog HDL on FPGAs for networks.
Verilog 4
-
ARM-Pipelined-Processor-With-Branch-Predictor
ARM-Pipelined-Processor-With-Branch-Predictor PublicA 32-bit ARM Pipelined Processor Implementation in Verilog HDL along with Forwarding, Hazard Detection, Handling and a Branch Predictor.
Verilog 3
-
ARM-Processor-Designs
ARM-Processor-Designs PublicRepository with single-cycle, multi-cycle, and pipelined processor designs for architecture labs. Enables study and experimentation to understand processor functionality and performance improvemen…
Verilog
-
SerialX-UART500
SerialX-UART500 PublicExplore our VHDL implementations of UART Receiver and Transmitter modules for FPGA-based systems. These modules ensure high reliability and accuracy in serial communication, featuring configurable …
VHDL
-
Light-Based-LED-Driver
Light-Based-LED-Driver PublicTSL 2561 light sensor based LED and LCD 5110 driver implementations with Tiva TM4C123 board.
Assembly
-
Virtual-Machine
Virtual-Machine PublicImplementation of an LC3 Virtual Machine with a Simple Operating System (OS) that Executes Assembly Language Programs.
C++ 1
If the problem persists, check the GitHub status page or contact support.