Skip to content
View htmos6's full-sized avatar
  • Dublin, Ireland
  • 13:23 - 1h ahead
  • LinkedIn in/htmos6

Block or report htmos6

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Quality-of-Service-Based-Queuing Public

    To optimize QoS, a queuing algorithm was implemented using Verilog HDL on FPGAs for networks.

    Verilog 4

  2. ARM-Pipelined-Processor-With-Branch-Predictor Public

    A 32-bit ARM Pipelined Processor Implementation in Verilog HDL along with Forwarding, Hazard Detection, Handling and a Branch Predictor.

    Verilog 3

  3. ARM-Processor-Designs Public

    Repository with single-cycle, multi-cycle, and pipelined processor designs for architecture labs. Enables study and experimentation to understand processor functionality and performance improvemen…

    Verilog

  4. SerialX-UART500 Public

    Explore our VHDL implementations of UART Receiver and Transmitter modules for FPGA-based systems. These modules ensure high reliability and accuracy in serial communication, featuring configurable …

    VHDL

  5. Light-Based-LED-Driver Public

    TSL 2561 light sensor based LED and LCD 5110 driver implementations with Tiva TM4C123 board.

    Assembly

  6. Virtual-Machine Public

    Implementation of an LC3 Virtual Machine with a Simple Operating System (OS) that Executes Assembly Language Programs.

    C++ 1