xcelium

Here are 5 public repositories matching this topic...

Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

simulation verilog vcs synthesis vivado systemverilog fixed-point floating-point icarus-verilog iverilog icarus verilator xrun synthesizable xcelium irun ncsim

Customized UVM Report Server

vcs systemverilog synopsys uvm cadence xcelium

python flow asic fpga vhdl tcl eda python3 rtl verilog xilinx vivado systemverilog hdl cadence xcelium

UVM-Based Verification Project for a YAPP (Yet Another Packet Protocol) Router

systemverilog xcelium uvm-verification

This project implements a digital clock with alarm functionality in Verilog and SystemVerilog.

verilog systemverilog xcelium

Add a description, image, and links to the xcelium topic page so that developers can more easily learn about it.

To associate your repository with the xcelium topic, visit your repo's landing page and select "manage topics."