Skip to content

issues Search Results · repo:Redcrafter/verilog2factorio language:TypeScript

Filter by

7 results
 (97 ms)

7 results

inRedcrafter/verilog2factorio (press backspace or delete to remove)

Redcrafter/verilog2factorio
Trying to handle the case when SDFFE has inverted enable

Hi! I have hit this assert a few times now: https://github.com/Redcrafter/verilog2factorio/blob/1b23979d0abaf8e86bede7cbb6888b8485a6e9f6/src/nodes/SDFFE.ts#L34 Is there a reason you did not handle inverting ...
  • varkokonyi
  • Opened 
    on Feb 2
  • #25

Redcrafter/verilog2factorio
Feature Request: Operate on the entire vector of signals in a wire

Right now, it seems like the generated blueprint operates on specific signals on circuit wires (wooden box and the V signal). This is fine for doing general computations where the signal type doesn t matter, ...
enhancement
wontfix
  • kotarou3
  • 1
  • Opened 
    on Mar 24, 2022
  • #24

Redcrafter/verilog2factorio
Compiled blueprint does not have expected behavior

I ve tried several variations on this code, but never gotten compiled combinators with the expected behavior. module priority(input clock, input [9:0] prevPriority, input [9:0] f, input complete, output ...
bug
  • DaleStan
  • 1
  • Opened 
    on May 23, 2021
  • #17

Redcrafter/verilog2factorio
Attempts to Construct Overlong Wires

In some cases the compiler might try to construct overlong wires. I have two guesses for why this might be happening: - This only happens for constant combinators. Since they don t line up with the ...
bug
invalid
  • MDFL64
  • 4
  • Opened 
    on Apr 27, 2021
  • #11

Redcrafter/verilog2factorio
Non-Deterministic Outputs

Compiling the same file twice does not necessarily produce the same results. This may make it difficult to reproduce or debug errors. I assume the culprit is the randomness in the simulator. Maybe using ...
bug
  • MDFL64
  • 2
  • Opened 
    on Apr 27, 2021
  • #10

Redcrafter/verilog2factorio
Opaque error and stacktrace when unable to compile

An absolutely wonderful project you have here! I was poking around to see if it could work with one of my Verilog projects (https://github.com/wordandahalf/XDN/), but it fails without an easily diagnosable ...
bug
  • wordandahalf
  • 6
  • Opened 
    on Apr 26, 2021
  • #9

Redcrafter/verilog2factorio
What have you done?

  • mohas
  • 1
  • Opened 
    on Apr 25, 2021
  • #8
Issue origami icon

Learn how you can use GitHub Issues to plan and track your work.

Save views for sprints, backlogs, teams, or releases. Rank, sort, and filter issues to suit the occasion. The possibilities are endless.Learn more about GitHub Issues
ProTip! 
Press the
/
key to activate the search input again and adjust your query.
Issue origami icon

Learn how you can use GitHub Issues to plan and track your work.

Save views for sprints, backlogs, teams, or releases. Rank, sort, and filter issues to suit the occasion. The possibilities are endless.Learn more about GitHub Issues
ProTip! 
Press the
/
key to activate the search input again and adjust your query.
Issue search results · GitHub