Skip to content
View HU90m's full-sized avatar

Organizations

@lowRISC @sourcebots

Block or report HU90m

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

build-once run-anywhere c library

C 19,128 678 Updated Mar 25, 2025

Distributed code review system for Git repos

Go 5,149 144 Updated Aug 12, 2023

End-to-end synthesis and P&R toolchain

Rust 78 5 Updated Mar 20, 2025

A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second

SystemVerilog 15 3 Updated Oct 23, 2023

SystemVerilog compiler and language services

C++ 702 150 Updated Mar 25, 2025

Convert your ascii diagram scribbles into happy little SVG

Rust 3,970 113 Updated Jan 27, 2025

A SystemRDL exporter for SystemVerilog

Python 2 1 Updated Jan 16, 2025

A Python package for creating and solving constrained randomization problems.

Python 10 1 Updated Oct 14, 2024

a tool for reinterpreting ELF executables and shared libraries

Rust 312 8 Updated Nov 12, 2024

WAL enables programmable waveform analysis.

Python 147 21 Updated Feb 26, 2025

List system USB buses and devices. A modern cross-platform lsusb that attempts to maintain compatibility with, but also add new features

Rust 828 16 Updated Mar 25, 2025
C++ 25 1 Updated Mar 7, 2025

Book repository "Analysis and Design of Elementary MOS Amplifier Stages"

Jupyter Notebook 349 19 Updated Aug 22, 2024

EDA-centric utility for linting and analyzing Tcl code.

Python 50 5 Updated Mar 25, 2025

👌 Support for --remote and friends.

Python 1,818 84 Updated Sep 29, 2023

SystemRDL <-> Opentitan regtool hjson format exporter, importer

Python 5 1 Updated Jul 26, 2023

Sketch anything using characters

Python 234 17 Updated Sep 25, 2024

Documenting the Xilinx 7-series bit-stream format.

Python 791 156 Updated Mar 22, 2025

Design files and associated documentation for Sonata PCB, part of the Sunburst Project

HTML 14 2 Updated Mar 25, 2025

List of awesome open source hardware tools, generators, and reusable designs

Python 2,012 190 Updated Mar 10, 2025

wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.

Rust 54 12 Updated Mar 19, 2025

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,502 586 Updated Mar 26, 2025

OpenTitan: Open source silicon root of trust

SystemVerilog 2,749 825 Updated Mar 27, 2025

Minimalistic audiobook player

Kotlin 2,518 378 Updated Mar 27, 2025

SERV - The SErial RISC-V CPU

Verilog 1,516 213 Updated Mar 18, 2025
C++ 31 2 Updated Jan 7, 2025

A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI

SystemVerilog 37 20 Updated Mar 27, 2025

Nix Packages collection & NixOS

Nix 19,826 15,285 Updated Mar 28, 2025

Nix, the purely functional package manager

C++ 13,923 1,622 Updated Mar 27, 2025

A series of posts about QEMU internals:

1,412 151 Updated Nov 3, 2023
Next
Showing results