Skip to content
View fox6666's full-sized avatar
  • USTC
  • Hefei Anhui China

Block or report fox6666

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC_V-multicycle RISC_V-multicycle Public

    基于RISC_V指令集架构实现的一个多周期CPU

    Verilog 24 5

  2. RISC_V-pipeline RISC_V-pipeline Public

    基于RISC_V32I指令集架构的五级流水CPU

    Verilog 15 1

  3. Datacenter-Network-Simulation-using-ns3 Datacenter-Network-Simulation-using-ns3 Public

    Advanced Computer Networking : progect 1

    C++ 8 3

  4. VGA-FPGA VGA-FPGA Public

    存储器与显示控制器

    VHDL 4 1

  5. USTC-CS-Courses-Resource USTC-CS-Courses-Resource Public

    Forked from LexieeWei/USTC-CS-Courses-Resource

    ❤️中国科学技术大学计算机学院课程资源(https://mbinary.xyz/ustc-cs/)

    C++ 2 2

  6. USTCRVSoC USTCRVSoC Public

    Forked from WangXuan95/USTC-RVSoC

    一个用 SystemVerilog 编写的,基于 RISC-V 的 SoC

    SystemVerilog 2 2