Skip to content

Commit 38bb465

Browse files
committed
GlobalISel: Trivial documentation and comment fixes
Differential Revision: https://reviews.llvm.org/D124808
1 parent 131e663 commit 38bb465

File tree

2 files changed

+5
-5
lines changed

2 files changed

+5
-5
lines changed

llvm/docs/GlobalISel/GenericOpcode.rst

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -405,8 +405,8 @@ normal input. Also produce a carry output in addition to the normal result.
405405
G_UMULH, G_SMULH
406406
^^^^^^^^^^^^^^^^
407407

408-
Multiply two numbers at twice the incoming bit width (signed) and return
409-
the high half of the result.
408+
Multiply two numbers at twice the incoming bit width (unsigned or signed) and
409+
return the high half of the result.
410410

411411
.. code-block:: none
412412

llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1449,8 +1449,8 @@ class MachineIRBuilder {
14491449

14501450
/// Build and insert \p Res = G_SUB \p Op0, \p Op1
14511451
///
1452-
/// G_SUB sets \p Res to the sum of integer parameters \p Op0 and \p Op1,
1453-
/// truncated to their width.
1452+
/// G_SUB sets \p Res to the difference of integer parameters \p Op0 and
1453+
/// \p Op1, truncated to their width.
14541454
///
14551455
/// \pre setBasicBlock or setMI must have been called.
14561456
/// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers
@@ -1466,7 +1466,7 @@ class MachineIRBuilder {
14661466

14671467
/// Build and insert \p Res = G_MUL \p Op0, \p Op1
14681468
///
1469-
/// G_MUL sets \p Res to the sum of integer parameters \p Op0 and \p Op1,
1469+
/// G_MUL sets \p Res to the product of integer parameters \p Op0 and \p Op1,
14701470
/// truncated to their width.
14711471
///
14721472
/// \pre setBasicBlock or setMI must have been called.

0 commit comments

Comments
 (0)