Skip to content

Commit 98f82d6

Browse files
committed
[X86] LowerStore - use is64BitVector() wrapper. NFCI.
1 parent e1a8d05 commit 98f82d6

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -25325,10 +25325,10 @@ static SDValue LowerStore(SDValue Op, const X86Subtarget &Subtarget,
2532525325
}
2532625326

2532725327
const TargetLowering &TLI = DAG.getTargetLoweringInfo();
25328-
assert(StoreVT.isVector() && StoreVT.getSizeInBits() == 64 &&
25329-
"Unexpected VT");
25328+
assert(StoreVT.is64BitVector() && "Unexpected VT");
2533025329
assert(TLI.getTypeAction(*DAG.getContext(), StoreVT) ==
25331-
TargetLowering::TypeWidenVector && "Unexpected type action!");
25330+
TargetLowering::TypeWidenVector &&
25331+
"Unexpected type action!");
2533225332

2533325333
EVT WideVT = TLI.getTypeToTransformTo(*DAG.getContext(), StoreVT);
2533425334
StoredVal = DAG.getNode(ISD::CONCAT_VECTORS, dl, WideVT, StoredVal,

0 commit comments

Comments
 (0)