Skip to content

Pull requests: llvm/llvm-project

New pull request New
Clear current search query, filters, and sorts
14 Open 902 Closed
14 Open 902 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[RISCV] Use templates to reduce duplicated code for assembler operand predicates. backend:RISC-V
#133351 opened Mar 28, 2025 by topperc
4
[RISCV] Add MC layer support for XSfmm*. backend:RISC-V clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category mc Machine (object) code
#133031 opened Mar 26, 2025 by topperc
15
[TableGen] Validate the shift amount for !srl, !shl, and !sra operators. tablegen
#132492 opened Mar 21, 2025 by topperc
3
[RISCV] Move vendor extensions after standard extensions in RISCVDisassembler::getInstruction16. backend:RISC-V
#130821 opened Mar 11, 2025 by topperc
2
[VP][RISCV] Add a vp.load.ff intrinsic for fault only first load. backend:RISC-V llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#128593 opened Feb 24, 2025 by topperc • Approved
25
[RISCV][GISel][WIP] Support s64 G_PHI on RV32 when D extension is enabled. backend:RISC-V llvm:globalisel
#119026 opened Dec 6, 2024 by topperc • Draft
7
[SelectionDAG] Use size_t for ResNo in SDValue. llvm:SelectionDAG SelectionDAGISel as well
#104660 opened Aug 17, 2024 by topperc
10
[IR] Add CallBr to Instruction::isFenceLike.
#101128 opened Jul 30, 2024 by topperc
1
[LegalizeDAG][X86][AArch64][LoongArch] Freeze index when converting extract_elt/extract_subvector to load/store on stack. backend:AArch64 backend:loongarch backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#88985 opened Apr 16, 2024 by topperc
1
8
[DAGCombiner][X86][WIP] Combine (build_vector (load X))->(vecty (load X)) backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#88753 opened Apr 15, 2024 by topperc
4
[RISCV] Add CodeGen only version of conditional branch instructions t… backend:RISC-V llvm:globalisel
#87834 opened Apr 5, 2024 by topperc • Draft
1
[LegalizeTypes][X86][PowerPC] Use shift by 1 instead of adding a value to itself to double. backend:PowerPC backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#86857 opened Mar 27, 2024 by topperc
14
[InstCombine] Extend ADD+GEP->GEP+GEP combine to disjoint or. llvm:transforms
#76981 opened Jan 4, 2024 by topperc • Approved
5
[InstCombine] Teach tryFactorization to treat a disjoint Or like an Add. llvm:transforms
#75691 opened Dec 16, 2023 by topperc
9
ProTip! Exclude everything labeled bug with -label:bug.