Skip to content

Commit 51f6517

Browse files
committed
Remove out of date comment. NFCI.
DAGCombiner::convertBuildVecZextToZext just requires the extractions to be sequential, they don't have to start from 0'th index. llvm-svn: 356552
1 parent 3945fd6 commit 51f6517

File tree

1 file changed

+0
-1
lines changed

1 file changed

+0
-1
lines changed

llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -16826,7 +16826,6 @@ SDValue DAGCombiner::reduceBuildVecToShuffle(SDNode *N) {
1682616826
// a vector zero extend and possibly an extract subvector.
1682716827
// TODO: Support sign extend or any extend?
1682816828
// TODO: Allow undef elements?
16829-
// TODO: Don't require the extracts to start at element 0.
1683016829
SDValue DAGCombiner::convertBuildVecZextToZext(SDNode *N) {
1683116830
if (LegalOperations)
1683216831
return SDValue();

0 commit comments

Comments
 (0)