Skip to content

Bharadwaj-R/Basic-Verilog-Codes

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
LICENSE
LICENSE
 
 
README.md
README.md
 
 
alu.v
alu.v
 
 
aoi.v
aoi.v
 
 
aoi_4.v
aoi_4.v
 
 
aoi_4tb.v
aoi_4tb.v
 
 
aoitb.v
aoitb.v
 
 
asynchronous_counter_4bit.v
asynchronous_counter_4bit.v
 
 
asynchronous_dualport_RAM.v
asynchronous_dualport_RAM.v
 
 
asynchronous_singleport_RAM.v
asynchronous_singleport_RAM.v
 
 
carry_lookahead_adder_4bit.v
carry_lookahead_adder_4bit.v
 
 
clock_divider.v
clock_divider.v
 
 
comparator_2bit.v
comparator_2bit.v
 
 
comparator_4bit.v
comparator_4bit.v
 
 
d_flipflop.v
d_flipflop.v
 
 
decoder_2x4.v
decoder_2x4.v
 
 
decoder_3x8.v
decoder_3x8.v
 
 
decoder_3x8_enable.v
decoder_3x8_enable.v
 
 
decoder_5x32.v
decoder_5x32.v
 
 
demux_1x16.v
demux_1x16.v
 
 
demux_1x2.v
demux_1x2.v
 
 
demux_1x4.v
demux_1x4.v
 
 
demux_1x8.v
demux_1x8.v
 
 
encoder_4x2.v
encoder_4x2.v
 
 
encoder_8x3.v
encoder_8x3.v
 
 
encoder_8x3_priority.v
encoder_8x3_priority.v
 
 
even_parity_generator.v
even_parity_generator.v
 
 
full_adder.v
full_adder.v
 
 
full_subtractor.v
full_subtractor.v
 
 
half_adder.v
half_adder.v
 
 
half_subtractor.v
half_subtractor.v
 
 
jk_flipflop.v
jk_flipflop.v
 
 
multiplier_4bit.v
multiplier_4bit.v
 
 
mux_16x1.v
mux_16x1.v
 
 
mux_2x1.v
mux_2x1.v
 
 
mux_4x1.v
mux_4x1.v
 
 
mux_8x1.v
mux_8x1.v
 
 
odd_parity_generator.v
odd_parity_generator.v
 
 
or_gate.v
or_gate.v
 
 
sr_flipflop.v
sr_flipflop.v
 
 
synchronous_counter_4bit.v
synchronous_counter_4bit.v
 
 
synchronous_dualport_RAM.v
synchronous_dualport_RAM.v
 
 
synchronous_singleport_RAM.v
synchronous_singleport_RAM.v
 
 
t_flipflop.v
t_flipflop.v
 
 
testbench.v
testbench.v
 
 
universal_shift_register.v
universal_shift_register.v
 
 

Repository files navigation

Basic Verilog Codes

Compiled set of verilog codes for beginners. Can help you with getting started with the basics of verilog. Each code has it's own testbench written at the end of the code file in comments, and some files even have different styles of writing the code. Comment and un-comment the required part of the code as needed.

About

Compiled set of verilog codes for beginners. Can help you with getting started with basics of verilog.

Topics

register asynchronous encoder decoder verilog synchronous mux comparator adder testbench shift gates demux flipflop verilog-vhdl

Resources

Readme

License

MIT license
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Languages